

30V/50A N-Channel Advanced Power MOSFET


Features

- Low $R_{DS(on)}$
- 5V Logic Level Control

Applications

- High Side Load Switch
- Battery Switch
- Optimized for Power Management Applications for Portable Products, such as Aeromodelling, Power bank, Brushless motor, Main board , and Others

BVDSS	30	V
ID	50	A
$R_{DS(on)}$ @ $V_{GS}=10V$	10	$m\Omega$
$R_{DS(on)}$ @ $V_{GS}=5V$	13	$m\Omega$



PDFN5x6

Absolute Maximum Ratings

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Symbol	Parameter	Rating	Unit
Common Ratings ($T_c=25^\circ C$ Unless Otherwise Noted)			
V_{GS}	Gate-Source Voltage	± 20	V
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	30	V
T_J	Maximum Junction Temperature	150	$^\circ C$
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ C$
I_s	Diode Continuous Forward Current	$T_c = 25^\circ C$	A
Mounted on Large Heat Sink			
I_{DM}	Pulse Drain Current Tested (Sillicon Limit)	$T_c = 25^\circ C$	A
I_D	Continuous Drain current @ $V_{GS}=10V$ (Note 2)	$T_c = 25^\circ C$	A
P_D	Maximum Power Dissipation	$T_c = 25^\circ C$	W
EAS	Avalanche Energy, Single Pulsed (Note 3)	110	mJ
$R_{\theta JC}$	Thermal Resistance Junction-to-Case $\leq 5 \text{ }^\circ C/\text{W}$ (Note 1)	3.9	$^\circ C/W$

Note :

1. Surface-mounted on FR4 board using 1 in sq. pad size (Cu area = 1.127 in sq. [2 oz] including traces).
2. Pulse Test: pulse width $\leq 300 \text{ }\mu\text{s}$, duty cycle $\leq 2\%$
3. Limited by T_{jmax} , starting $T_J = 25^\circ C$, $R_G = 25\Omega$, $V_{DS} = 20V$, $V_{GS} = 10V$.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise stated)						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$ $ID=250\mu\text{A}$	30	--	--	V
I_{DSS}	Zero Gate Voltage Drain current($T_c=25^\circ\text{C}$)	$V_{DS}=24\text{V}$, $V_{GS}=0\text{V}$	--	--	1	μA
I_{GSS}	Gate-Body Leakage Current	$V_{GS}=\pm 20\text{V}$, $V_{DS}=0\text{V}$	--	--	± 100	nA
$V_{\text{GS}(\text{TH})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $ID=-250\mu\text{A}$	1	--	2	V
$R_{\text{DS}(\text{ON})}$	Drain-Source On-State Resistance note A	$V_{GS}=10\text{V}$, $ID=30\text{A}$	--	7.5	10	$\text{m}\Omega$
$R_{\text{DS}(\text{ON})}$	Drain-Source On-State Resistance note A	$V_{GS}=5\text{V}$, $ID=20\text{A}$	--	9	13	$\text{m}\Omega$
Dynamic Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise stated) note B						
C_{iss}	Input Capacitance	$V_{DS}=15\text{V}$, $V_{GS}=0\text{V}$, $f=1\text{MHz}$	--	1500	--	pF
C_{oss}	Output Capacitance		--	300	--	pF
C_{rss}	Reverse Transfer Capacitance		--	135	--	pF
Q_g	Total Gate Charge	$V_{GS}=10\text{V}$	--	11	--	nC
		$V_{GS}=4.5\text{V}$	--	9	--	nC
Q_{qs}	Gate-Source Charge	$V_{DS}=15\text{V}$, $ID=10\text{A}$, $V_{GS}=10\text{V}$	--	25	--	nC
Q_{qd}	Gate-Drain Charge		--	5	--	nC
Switching Characteristics note B						
$t_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{DD}=15\text{V}$, $ID=10\text{A}$, $RG=4.7\Omega$, $V_{GS}=10\text{V}$	--	22	--	nS
t_r	Turn-on Rise Time		--	8	--	nS
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time		--	9	--	nS
t_f	Turn-Off Fall Time		--	6	--	nS
Source- Drain Diode Characteristics@ $T_J = 25^\circ\text{C}$ (unless otherwise stated)						
I_{SD}	Source-drain current(Body Diode)	$T_c=25^\circ\text{C}$	--	--	50	A
V_{SD}	Forward on voltage	$IS=20\text{A}$, $V_{GS}=0\text{V}$	--	0.82	1.2	V
t_{rr}	Reverse Recovery Time	$T_j=25^\circ\text{C}$, $ISD=20\text{A}$, $V_{GS}=0\text{V}$ $di/dt=100\text{A}/\mu\text{s}$	--	22	--	nS
Q_{rr}	Reverse Recovery Charge		--	15	--	nC

Note:

A: Pulse Test: pulse width $\leq 300 \text{ us}$, duty cycle $\leq 2\%$

B: Guaranteed by design, not subject to production testing.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. Transfer Characteristics




Fig3. Normalized On-Resistance Vs. Temperature




Figure4. Source-Drain Diode Forward




Figure 5 .Gate Charge Vs. Gate-Source Voltage




Fig6. Maximum Safe Operating Area

Typical Characteristics




Fig7. Threshold Voltage Vs. Temperature




Fig8. Typical Capacitance Vs.Drain-Source Voltage




Fig9. Normalized Maximum Transient Thermal Impedance




Fig10. Switching Time Test Circuit and waveforms