CYPRESS

CY7C168A
CY7C169A

4Kx4 RAM

Features

- **Automatic power-down when deselected (7C168A)**
- **CMOS for optimum speed/power**
- **High speed**
  - **t_{AA} = 15 ns**
  - **t_{ACE} = 10 ns (7C169A)**
- **Low active power**
  - **385 mW**
- **Low standby power (7C168A)**
  - **83 mW**
- **TTL-compatible inputs and outputs**
- **V_{IH} of 2.2V**
- **Capable of withstanding greater than 2001V electrostatic discharge**

Functional Description

The CY7C168A and CY7C169A are high-performance CMOS static RAMs organized as 4096 by 4 bits. Easy memory expansion is provided by an active LOW chip enable ($\overline{CE}$) and three-state drivers. The CY7C168A has an automatic power-down feature, reducing the power consumption by 77% when deselected.

Writing to the device is accomplished when the chip select ($\overline{CE}$) and write enable ($\overline{WE}$) inputs are both LOW. Data on the four data input/output pins (I/O$_0$ through I/O$_3$) is written into the memory location specified on the address pins (A$_0$ through A$_{11}$).

Reading the device is accomplished by taking the chip enable ($\overline{CE}$) LOW, while ($\overline{WE}$) remains HIGH. Under these conditions, the contents of the location specified on the address pins will appear on the four data input/output pins (I/O$_0$ through I/O$_3$).

The input/output pins remain in a high-impedance state when chip enable is HIGH or write enable ($\overline{WE}$) is LOW.

A die coat is used to insure alpha immunity.

Logic Block Diagram

C168A-1

Pin Configurations

DIP/SOJ
Top View

C168A-2

Selection Guide

		7C168A-15 7C169A-15	7C168A-20 7C169A-20	7C168A-25 7C169A-25	7C168A-35 7C169A-35	7C168A-45
Maximum Access Time (ns)		15	20	25	35	45
Maximum Operating Current (mA)	Commercial	115	90	70	70	
	Military		90	80	70	70

Maximum Ratings

(Above which the useful life may be impaired. For user guide-lines, not tested.)

Storage Temperature ....−65°C to +150°C

Ambient Temperature with
Power Applied..−55°C to +125°C

Supply Voltage to Ground Potential
(Pin 20 to Pin 10).. −0.5V to +7.0V

DC Voltage Applied to Outputs
in High Z State.. −0.5V to +7.0V

DC Input Voltage ....−3.0V to +7.0V

Output Current into Outputs (Low) .... 20 mA

Static Discharge Voltage .... >2001V
(per MIL-STD-883, Method 3015)

Latch-Up Current... >200 mA

Operating Range

Range	Ambient Temperature	V_{CC}
Commercial	0°C to +70°C	5V ± 10%
Military[1]	−55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range[2]

Parameter	Description	Test Conditions		7C168A-15 7C169A-15		7C168A-20 7C169A-20		Unit
				Min.	Max.	Min.	Max.	
V_{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = −4.0 mA		2.4		2.4		V
V_{OL}	Output LOW Voltage	V_{CC} = Min., I_{OL} = 8.0 mA			0.4		0.4	V
V_{IH}	Input HIGH Voltage			2.2	V_{CC}	2.2	V_{CC}	V
V_{IL}	Input LOW Voltage[3]			−0.5	0.8	−0.5	0.8	V
I_{IX}	Input Load Current	GND ≤ V_I ≤ V_{CC}		−10	+10	−10	+10	µA
I_{OZ}	Output Leakage Current	GND ≤ V_O ≤ V_{CC}, Output Disabled		−10	+10	−10	+10	µA
I_{OS}	Output Short Circuit Current[4]	V_{CC} = Max., V_{OUT} = GND			−350		−350	mA
I_{CC}	V_{CC} Operating Supply Current	V_{CC} = Max., I_{OUT} = 0 mA	Com'l		115		90	mA
			Mil				90	
I_{SB1}	Automatic $\overline{CS}$ Power-Down Current	Max. V_{CC}, $\overline{CE}$ ≥ V_{IH}	Com'l		40		40	mA
			Mil				40	
I_{SB2}	Automatic $\overline{CE}$ Power-Down Current	Max. V_{CC}, $\overline{CE}$ ≥ V_{CC} − 0.3V	Com'l		20		20	mA
			Mil				20	

Notes:
1. T_A is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. V_{IL} min. = −3.0V for pulse durations less than 30 ns.
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

Electrical Characteristics Over the Operating Range[2] (Continued)

Parameter	Description	Test Conditions		7C168A-25 7C169A-25 Min.	7C168A-25 7C169A-25 Max.	7C168A-35 7C169A-35 Min.	7C168A-35 7C169A-35 Max.	7C168A-45 Min.	7C168A-45 Max.	Unit
V_{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = −4.0 mA		2.4		2.4		2.4		V
V_{OL}	Output LOW Voltage	V_{CC} = Min., I_{OL} = 8.0 mA			0.4		0.4		0.4	V
V_{IH}	Input HIGH Voltage			2.2	V_{CC}	2.2	V_{CC}	2.2	V_{CC}	V
V_{IL}	Input LOW Voltage[3]			−0.5	0.8	−0.5	0.8	−0.5	0.8	V
I_{IX}	Input Load Current	GND ≤ V_I ≤ V_{CC}		−10	+10	−10	10	−10	10	μA
I_{OZ}	Output Leakage Current	GND ≤ V_O ≤ V_{CC} Output Disabled		−10	+10	−50	50	−50	50	μA
I_{OS}	Output Short Circuit Current[4]	V_{CC} = Max., V_{OUT} = GND			−350		−350		−350	mA
I_{CC}	V_{CC} Operating Supply Current	V_{CC} = Max., I_{OUT} = 0 mA	Com'l		70		70			mA
			Mil		80		70		70	
I_{SB1}	Automatic $\overline{CS}$ Power-Down Current	Max. V_{CC}, $\overline{CE}$ ≥ V_{IH}	Com'l		20		20			mA
			Mil		20		20		20	
I_{SB2}	Automatic $\overline{CE}$ Power-Down Current	Max. V_{CC}, $\overline{CE}$ ≥ VCC − 0.3 V	Com'l		20		20			mA
			Mil		20		20		20	

Capacitance[5]

| Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	T_A = 25°C, f = 1 MHz, V_{CC} = 5.0V	10	pF
C_{OUT}	Output Capacitance		10	pF

Note:
5. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms


Equivalent to: THÉVENIN EQUIVALENT

Switching Characteristics Over the Operating Range[2,6]

Parameter	Description		7C168A-15 7C169A-15 Min	Max	7C168A-20 7C169A-20 Min	Max	7C168A-25 7C169A-25 Min	Max	7C168A-35 7C169A-35 Min	Max	7C168A-45 Min	Max	Unit
READ CYCLE													
t_{RC}	Read Cycle Time		15		20		25		35		45		ns
t_{AA}	Address to Data Valid			15		20		25		35		45	ns
t_{OHA}	Output Hold from Address Change		5		5		5		5		5		ns
t_{ACE}	Power Supply Current	7C168A		15		20		25		35		45	ns
		7C169A		10		12		15		25			ns
t_{LZCE}	$\overline{CE}$ LOW to Low Z[7,8]		5		5		5		5		5		ns
t_{HZCE}	$\overline{CE}$ HIGH to High Z[7,9]			8		8		10		15		15	ns
t_{PU}	$\overline{CE}$ LOW to Power Up (7C168A)		0		0		0		0		0		ns
t_{PD}	$\overline{CE}$ HIGH to Power-Down (7C168A)			15		20		20		20		25	ns
t_{RCS}	Read Command Set-Up		0		0		0		0		0		ns
t_{RCH}	Read Command Hold		0		0		0		0		0		ns
WRITE CYCLE[10]													
t_{WC}	Write Cycle Time		15		20		20		25		40		ns
tSCE	$\overline{CE}$ LOW to Write End		12		15		20		25		30		ns
t_{AW}	Address Set-Up to Write End		12		15		20		25		30		ns
t_{HA}	Address Hold from Write End		0		0		0		0		0		ns
t_{SA}	Address Set-Up to Write Start		0		0		0		0		0		ns
t_{PWE}	$\overline{WE}$ Pulse Width		12		15		15		20		20		ns
t_{SD}	Data Set-Up to Write End		10		10		10		15		15		ns
t_{HD}	Data Hold from Write End		0		0		0		0		0		ns
t_{LZWE}	$\overline{WE}$ HIGH to Low Z[7]		7		7		7		5		5		ns
t_{HZWE}	$\overline{WE}$ LOW to High Z[7,9]			5		5		5		5		10	15

Switching Waveforms

Read Cycle No. 1[11,12]

ADDRESS — t_{RC}

t_{AA}

t_{OHA}

DATA OUT — PREVIOUS DATA VALID — DATA VALID

C168A-5

Notes:
6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
7. At any given temperature and voltage condition, T_{HZ} is less than t_{LZ} for all devices. Transition is measured ±500 mV from steady state voltage with specified loading in part (b) of AC Test Loads and Waveforms.
8. 3-ns minimum for the CY7C169A.
9. t_{HZCE} and t_{HZWE} are tested with $C_L = 5$ pF as in part (a) of Test Loads and Waveforms. Transition is measured ±500 mV from steady state voltage.
10. The internal write time of the memory is defined by the overlap of $\overline{CE}$ LOW and $\overline{WE}$ LOW. Both signal must be LOW to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
11. $\overline{WE}$ is HIGH for read cycle.
12. Device is continuously selected, $\overline{CE} = V_{IL}$.

4

Switching Waveforms (Continued)

Read Cycle[11,13]


C168A-6

**Write Cycle No. 1 ($\overline{WE}$ Controlled)**[10]


C168A-7

Write Cycle No. 2 ($\overline{CS}$ Controlled)[10,14]

C168A-8

Notes:
13. Address valid prior to or coincident with $\overline{CE}$ transition low.
14. If $\overline{CE}$ goes HIGH simultaneously with $\overline{WE}$ HIGH, the output remains in a high-impedance state.

5

## Typical DC and AC Characteristics

**NORMALIZED SUPPLY CURRENT
vs. SUPPLY VOLTAGE**

NORMALIZED I_{CC}, I_{SB}

I_{CC}

$V_{IN} = 5.0V$
$T_A = 25°C$

I_{SB}

SUPPLY VOLTAGE (V)

**NORMALIZED SUPPLY CURRENT
vs. AMBIENT TEMPERATURE**

NORMALIZED I_{CC}, I_{SB}

I_{CC}

$V_{CC} = 5.0V$
$V_{IN} = 5.0V$

I_{SB}

AMBIENT TEMPERATURE (°C)

**OUTPUT SOURCE CURRENT
vs. OUTPUT VOLTAGE**

OUTPUT SOURCE CURRENT (mA)

$V_{CC} = 5.0V$
$T_A = 25°C$

OUTPUT VOLTAGE (V)

**NORMALIZED ACCESS TIME
vs. SUPPLY VOLTAGE**

NORMALIZED t_{AA}

$T_A = 25°C$

SUPPLY VOLTAGE (V)

**NORMALIZED ACCESS TIME
vs. AMBIENT TEMPERATURE**

NORMALIZED t_{AA}

$V_{CC} = 5.0V$

AMBIENT TEMPERATURE (°C)

**OUTPUT SINK CURRENT
vs. OUTPUT VOLTAGE**

OUTPUT SINK CURRENT (mA)

$V_{CC} = 5.0V$
$T_A = 25°C$

OUTPUT VOLTAGE (V)

**TYPICAL POWER-ON CURRENT
vs. SUPPLY VOLTAGE**

NORMALIZED I_{PO}

SUPPLY VOLTAGE (V)

**TYPICAL ACCESS TIME CHANGE
vs. OUTPUT LOADING**

DELTA t_{AA} (ns)

$V_{CC} = 4.5V$
$T_A = 25°C$

CAPACITANCE (pF)

NORMALIZED I_{CC} vs. CYCLE TIME

NORMALIZED I_{CC}

CYCLE FREQUENCY (MHz)

6

Ordering Information

Speed (ns)	I_{CC} (mA)	Ordering Code	Package Name	Package Type	Operating Range
15	115	CY7C168A–15PC	P5	20-Lead (300-Mil) Molded DIP	Commercial
		CY7C168A–15VC	V5	20-Lead Molded SOJ	
20	90	CY7C168A–20PC	P5	20-Lead (300-Mil) Molded DIP	Commercial
		CY7C168A–20VC	V5	20-Lead Molded SOJ	
		CY7C168A–20DMB	D6	20-Lead (300-Mil) CerDIP	Military
25	70	CY7C168A–25PC	P5	20-Lead (300-Mil) Molded DIP	Commercial
		CY7C168A–25VC	V5	20-Lead Molded SOJ	
	80	CY7C168A–25DMB	D6	20-Lead (300-Mil) CerDIP	Military
35	70	CY7C168A–35PC	P5	20-Lead (300-Mil) Molded DIP	Commercial
		CY7C168A–35VC	V5	20-Lead Molded SOJ	
		CY7C168A–35DMB	D6	20-Lead (300-Mil) CerDIP	Military
45	70	CY7C168A–45DMB	D6	20-Lead (300-Mil) CerDIP	Military

Speed (ns)	I_{CC} (mA)	Ordering Code	Package Name	Package Type	Operating Range
15	115	CY7C169A–15PC	P5	20-Lead (300-Mil) Molded DIP	Commercial
		CY7C169A–15VC	V5	20-Lead Molded SOJ	
20	90	CY7C169A–20PC	P5	20-Lead (300-Mil) Molded DIP	Commercial
		CY7C169A–20VC	V5	20-Lead Molded SOJ	
25	70	CY7C169A–25PC	P5	20-Lead (300-Mil) Molded DIP	Commercial
		CY7C169A–25VC	V5	20-Lead Molded SOJ	
35	70	CY7C169A–35PC	P5	20-Lead (300-Mil) Molded DIP	Commercial
		CY7C169A–35VC	V5	20-Lead Molded SOJ	

MILITARY SPECIFICATIONS
Group A Subgroup Testing

DC Characteristics

Parameter	Subgroups
V_{OH}	1, 2, 3
V_{OL}	1, 2, 3
V_{IH}	1, 2, 3
V_{IL} Max.	1, 2, 3
I_{IX}	1, 2, 3
I_{OZ}	1, 2, 3
I_{CC}	1, 2, 3
I_{SB1}[15]	1, 2, 3
I_{SB2}[15]	1, 2, 3

Note:
15. 7C168A only.

Document #: 38–00095–D

Switching Characteristics

Parameter	Subgroups
READ CYCLE	
t_{RC}	7, 8, 9, 10, 11
t_{AA}	7, 8, 9, 10, 11
t_{OHA}	7, 8, 9, 10, 11
t_{ACE}	7, 8, 9, 10, 11
t_{RCS}	7, 8, 9, 10, 11
t_{RCH}	7, 8, 9, 10, 11
WRITE CYCLE	
t_{WC}	7, 8, 9, 10, 11
t_{SCE}	7, 8, 9, 10, 11
t_{AW}	7, 8, 9, 10, 11
t_{HA}	7, 8, 9, 10, 11
t_{SA}	7, 8, 9, 10, 11
t_{PWE}	7, 8, 9, 10, 11
t_{SD}	7, 8, 9, 10, 11
t_{HD}	7, 8, 9, 10, 11

Package Diagrams

20-Lead (300-Mil) CerDIP D6
MIL-STD-1835   D- 8 Config.A

20-Lead (300-Mil) Molded DIP P5

Package Diagrams (Continued)

20-Lead Molded SOJ V5

PIN 1 ID

$\frac{0.291}{0.300}$ $\frac{0.330}{0.350}$

DIMENSIONS IN INCHES $\frac{\text{MIN.}}{\text{MAX.}}$

$\frac{0.497}{0.513}$

$\frac{0.120}{0.140}$

0.050 TYP.

$\frac{0.013}{0.019}$

0.025 MIN.

$\frac{0.007}{0.013}$

$\frac{0.262}{0.272}$