

■ MBL8049N/E/H MBL8039N/E/H NMOS Single-Chip 8-Bit Microcomputer

Description

The Fujitsu MBL8049/MBL8039 is a totally self-contained 8-bit parallel one-chip microcomputer fabricated with an N-channel silicon gate MOS process.

The MBL8049 has a $2K \times 8$ ROM program memory, a 128×8 RAM data memory, 27 I/O ports, an 8-bit timer/counter and clock generator on chip. A single power supply of +5V is used. The MBL8039 is identical to the MBL8049 except without program memory. It can be used with external memory for system prototyping and preproduction systems.


The design is optimized for low cost, high performance applications because the MBL8049/MBL8039 is fabricated on a single silicon chip and can be used for applications that require additional expansion of ROMs, RAMs, I/O port, etc.

This microcomputer permits external program operation and a single-step operation mode. Low power applications are possible by using the stand-by mode feature.

The MBL8049/MBL8039 is packaged in a standard 40-pin DIP package and operation is guaranteed from 0°C to 70°C .

Features

- 8-bit Parallel Microcomputer
- 12-bit Addressing
- 96 Instructions: 70% Single Byte
- 1.875 μs Cycle (E-Version)
2.5 μs Cycle (N-Version)
All Instructions are 1 or 2 Cycles.
- 2K x 8 ROM (MBL8049 only)
128 x 8 RAM
27 I/O Lines
- Interval Timer/Event Counter
- Single Level Interrupt Capability
- Resident Clock Generator (External Frequency Source)
- External Input Capability
- Easily Expandable Memory and I/O
- 8 Level Stack
- External Program Mode Capability
- Low Power Stand-by Mode Capability
- Single +5V Power Supply
- N-channel Silicon Gate E/D MOS Process
- Standard 40-Pin DIP
- MBL8049: Compatible with Intel 8049
- MBL8039: Compatible with Intel 8039




Ceramic DIP
(DIP-40C-A01)

Plastic DIP
(DIP-40P-M01)


Portions reprinted by permission of Intel Corporation, Copyright © 1985 Intel Corporation. Compilation and additional materials Copyright © 1985 by Fujitsu Limited, Tokyo, Japan, and Fujitsu Microelectronics, Inc., Santa Clara, California, U.S.A. Fujitsu Limited is a licensee of Intel Corporation and authorized to produce alternate source products.

Block Diagram



2

Pin Assignment



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

*These pins are internally pulled up.

Pin Description

Pin No.	Pin Name	Symbol	Function
1	Sense	T_0	This pin has the following functions according to instructions. 1) Output of clock (ϕ 1) 2MHz at 6 MHz XTAL 2) Condition input for a Conditional Branch This is an input terminal for the internal Clock Generator to be connected to a terminal of the external crystal.
2	Crystal 1	XTAL 1	Also, this pin can be used as the input from an external clock source. Note: This input is not compatible with TTL levels.
3	Crystal 2	XTAL 2	This is an input terminal for the internal Clock Generator to be connected to the external crystal. Note: This input is not compatible with TTL level.
4	Reset	$\overline{\text{RESET}}$	This input forces the MPU to be reset or initialized. Note: This input is not compatible with TTL level.
5	Single Step	$\overline{\text{SS}}$	This input is used in conjunction with ALE for single step operation.
6	Interrupt	INT	This input is used to request an external interrupt.
7	External Address	EA	When EA goes high while $\overline{\text{RESET}}$ is low, an external address (memory) can be used as the external program operation mode.
8	Read	$\overline{\text{RD}}$	This output is used as a strobe signal for an input of data from the data bus port (DB port). Also, it can be used as a read-enable signal when using an external data memory.
9	Program Store Enable	$\overline{\text{PSEN}}$	This output signal is generated at a fetch cycle in the external program operation mode. It is used as an enable signal for an external program memory.
10	Write	$\overline{\text{WR}}$	This output is a strobe signal for a data output from the DB port. Also, it can be used as a write-enable signal for an external data memory.
11	Address Latch Enable	ALE	This output signal is generated at the beginning of a fetch cycle both in the internal and external program memory operations. This output is used as a synchronizing signal with an external circuit and also, as a strobe signal for address outputs (A_0 thru A_7) of the DB port in the external program operation mode.
12 thru 19	Data Bus Port	DB0 thru DB7	These pins are used as a bidirectional 8-bit input/output port (DB port). When an external memory is used as a program memory or data memory, this port is used as an address bus (A_0 thru A_7) or data input/output port, respectively.
20	Power Supply	V_{SS}	This pin is used as the Ground (GND) terminal.
21 thru 24	Port 2	P20 thru P23	These are the lower four bits of a quasi-bidirectional input/output port (P2 port) which are used as address outputs (A_8 thru A_{11}) in a fetch cycle of the external program memory operation mode. When an expansion I/O instruction is executed, these are switched to an I/O expander bus for use with the MBL8243.

Pin Description
 (Continued)

Pin No.	Pin Name	Symbol	Function
25	Program	PROG	This output is used as a strobe signal for an I/O expander (MBL8243) when performing an expansion I/O instruction.
26	Power Supply	V _{DD}	This is used as the power supply terminal (+5V) for the built-in RAM.
27 thru 34	Port 1	P ₁₀ thru P ₁₇	This is a quasi-bidirectional input/output port (P1 port)
35 thru 38	Port 2	P ₂₄ thru P ₂₇	These are the upper four bits of the quasi-bidirectional input/output port 2 (P2).
39	Sense	T ₁	This pin has the following functions according to the instruction given: 1) Event Input for Event Counter 2) Condition Input for Conditional Branch
40	Power Supply	V _{CC}	This is used as the power supply terminal (+5V). In stand-by operation mode this terminal is connected to GND.

Functional Descriptions for Basic Blocks


Block Name	Function
Clock Generation Circuitry	<p>A master clock signal within a frequency range of 1MHz to 6MHz is supplied from the built-in Clock Generator using an external crystal and capacitor network, or from an external signal source.</p> <p>The frequency of the master clock is divided through the 1/3 Frequency Divider to generate a state clock signal. Then, the frequency of the state clock is divided through the 1/5 Frequency Divider to generate a final cycle clock signal.</p> <p>The state clock can be transferred to the T₀ terminal by an instruction.</p> <p>The cycle clock is used for internal operations and is also available on the ALE terminal.</p>
I/O Port	<p>Three bidirectional or quasi-bidirectional 8-bit I/O ports and three input terminals are provided for signal inputs and outputs.</p> <p>Port 0 (Bus Port) and the lower 4 bits of Port 2 shown in the Block Diagram are used for access to external memories or I/O expanders.</p>
Built-in ROM and RAM	<p>In the MBL8049, programs are stored in the built-in ROM (2K Bytes). Also, the contents in the ROM can be used as data for some instructions.</p> <p>The built-in RAM (128 bytes) is used for general register area, stack area and working area.</p> <p>ROM is expandable up to a total of 4K Bytes with externally attached ROM by switching the memory bank.</p> <p>RAM is expandable by an additional 256 Bytes with externally attached RAM.</p> <p>MBL8039 does not have any built-in ROM. It uses external ROM for program storing.</p>
Program Counter	<p>The program counter is an 11-bit register which indicates a fetch address of program memory and is incremented by every execution of an instruction.</p>

2

**Functional Descriptions
for Basic Blocks**
(Continued)

Block Name	Function
Instruction Register	The Instruction Register is an 8-bit register which stores a fetched instruction in a fetch cycle.
Instruction Decoder	The Instruction Decoder decodes the instruction stored in the Instruction register and generates various control signals for both internal circuitry and external peripherals.
Arithmetic Logic Unit (ALU)	Various operations such as addition, subtraction, comparison, etc., are executed in the ALU. Operation to be executed is determined from the decoding of an instruction.
Interval Timer/Event Counter	<p>The Interval Timer/Event Counter is an 8-bit register which can be controlled by instruction execution. The interval timer mode or event counter mode can be designated by instruction execution, as well.</p> <p>This register is not initialized by the RESET signal. In the interval timer mode, the register can count up the frequency signal which is generated by dividing the cycle clock frequency by 32.</p> <p>When the source oscillation frequency is 6MHz, this enables the register to count a time interval of up to 20.48ms with resolution of 80μs.</p> <p>In this mode, the register generates an interrupt vector address (Address 07), if the register overflows from (FF)₁₆ to (00)₁₆.</p> <p>Even if an overflow occurs, the register can continue to count up. This enables the register to count a longer time interval by using proper software. In the event counter mode, the register counts on the falling edge of the T₁ input.</p> <p>In this mode, the features of the register other than the counting trigger are the same as those in the interval timer mode.</p> <p>Note: The T₁ input pulse has a 500ns Min. pulse width and a 7.5μs Min. cycle time at 6MHz of source oscillation.</p>
Status Register Including Stack Pointer	<p>The Status Register is an 8-bit register which consists of four bits for flags, three bits for the Stack Pointer and an unused bit.</p> <p>The flag bits indicate the status of the MPU.</p> <p>The Stack Pointer indicates with its three bits, an address in the stack area to be used in the next subroutine call or interrupt.</p>


Resident Data Memory Map (RAM)



2

Status Register (PSW)

The Status Register is an 8-bit register configured as shown in the following figure. The upper four bits are used for flags to indicate the status of the MPU, and when a sub-routine call or an interrupt occurs, the contents of the program counter is transferred to one of the 8 register pairs of the Stack Register as determined by the lower three bits of the Status Register. The remaining one bit is an unused bit.



Flags

CY (Carry): When an overflow occurs in the Accumulator during an operation in the ALU, "1" is set in this bit.

HC (Half Carry): When an overflow occurs from Bit 3 to Bit 4 in the accumulator as a result of an addition, "1" is set in this bit.

F₀ (User Flag): This flag can be controlled as a user flag by the proper instruction.

BS (Bank select): This flag can be controlled to select a Register Bank by an instruction. When BS = 0, the Register Bank 0 is selected. When BS = 1, the Register Bank 1 is selected.

Stack Register (8 Level Capability)

The Stack Register occupies 16-bytes of memory within the on-board RAM. It is configured into eight levels of two bytes each as shown in Figure 1.

Stack Pointer (SP)

In Figure 1., "SP" indicates the stack level to be used for the next sub-routine call or interrupt. The Stack Pointer generates one of eight address codes and resides in the lower three bits of the status register.

$$SP = 00001SP_2SP_1SP_0$$

Program Counter (PC)

In Figure 1., "PC_n" indicates the individual bit contents of each of the Program Counter bits.

Interrupt Operation

There are two interrupt modes, external interrupts, and timer/counter interrupts.

When either interrupt occurs, an interrupt flag is set and upon completion of the executing instruction the interrupt is processed.

Interrupt processing is as follows:

1. The contents of the Status Register and Program Counter are saved on the Stack.
2. Program flow jumps to the address specified at address three (3) for external interrupts and address seven (7) for timer/counter interrupts.

3. Completion of the interrupt processing occurs upon execution of the RETR (Return and Restore Status) instruction.

4. The contents of the program counter and status register are restored from the stack, the interrupt flag is reset to be ready for the next interrupt, and program execution continues from where it left off.

Timer/counter interrupts occur when the overflow flag is set as a result of an overflow from the Timer/Counter.

External interrupts occur when a low level input is applied to the "INT" input.


External interrupts have priority over Timer/Counter interrupts, so if both interrupts occur at the same time the external interrupt will be processed first. After completion of the external interrupt and resetting of the interrupt flag the Timer/Counter interrupt will be processed.

Instructions


All instructions are either one or two bytes long and execute in one or two cycles. Addressing modes are classified into direct, expanded, indirect, immediate and implied.

Instruction Mode


1) 1 Byte Instruction



Implied Addressing Mode




Register Indirect Addressing Mode



Register Direct Addressing Mode

2) 2 Byte Instruction




Immediate Addressing Mode




Expanded Addressing Mode

f: Instruction Operation Set
r: Register Set
OP: Operand Data
A_H, A_L: Operand Address


Figure 1.



Operation Flow Chart







Flow Chart for Interrupt Operation



Instruction Set Summary

Accumulator

Operation	Mnemonic	OP		Flag					Note
		Code	Byte	Cycle	CY	HC	F ₀	F ₁	
Add register to A	ADD A,R _i	6X	1	1	*	*	—	—	(R _i) + (A) → (A)
Add data memory to A	ADD A,@R ₀	60	1	1	*	*	—	—	((R ₀) + (A) → (A)
	ADD A,@R ₁	61	1	1	*	*	—	—	((R ₁) + (A) → (A)
Add immediate to A	ADD A,#data	03	2	2	*	*	—	—	data + (A) → (A)
Add register with carry	ADDC A,R _i	7X	1	1	*	*	—	—	(R _i) + (A) + (C) → (A)
Add data memory with carry	ADDC A,@R ₀	70	1	1	*	*	—	—	((R ₀) + (A) + (C) → (A)
	ADDC A,@R ₁	71	1	1	*	*	—	—	((R ₁) + (A) + (C) → (A)
Add immediate to A with carry	ADDC A,#data	13	2	2	*	*	—	—	data + (A) + (C) → (A)
And register to A	ANL A,R _i	5X	1	1	—	—	—	—	(R _i) ∩ (A) → (A)
And data memory to A	ANL A,@R ₀	50	1	1	—	—	—	—	((R ₀) ∩ (A) → (A)
	ANL A,@R ₁	51	1	1	—	—	—	—	((R ₁) ∩ (A) → (A)
And immediate to A	ANL A,#data	53	2	2	—	—	—	—	data ∩ (A) → (A)
Clear A	CLR A	27	1	1	—	—	—	—	0 → (A)
Complement A	CPL A	37	1	1	—	—	—	—	(A) → (A)
Decimal Adjust A	DA A	57	1	1	*	—	—	—	Note (1)
Decrement A	DEC A	07	1	1	—	—	—	—	(A) - 1 → (A)
Increment A	INC A	17	1	1	—	—	—	—	(A) + 1 → (A)
Or register to A	ORL A,R _i	4X	1	1	—	—	—	—	(R _i) ∪ (A) → (A)
Or data memory to A	ORL A,@R ₀	40	1	1	—	—	—	—	((R ₀) ∪ (A) → (A)
	ORL A,@R ₁	41	1	1	—	—	—	—	((R ₁) ∪ (A) → (A)
Or immediate to A	ORL A,#data	43	2	2	—	—	—	—	data ∪ (A) → (A)
Rotate A left	RL A	E7	1	1	—	—	—	—	
Rotate A left with carry	RLC A	F7	1	1	*	—	—	—	
Rotate A right	RR A	77	1	1	—	—	—	—	
Rotate A right with carry	RRC A	67	1	1	*	—	—	—	
SWAP nibbles of A	SWAP A	47	1	1	—	—	—	—	(A ₄₋₇) ↔ (A ₀₋₃)
Exclusive Or register to A	XRL A,R _i	DX	1	1	—	—	—	—	(R _i) ⊕ (A) → (A)
Exclusive Or data memory to A	XRL A,@R ₀	D0	1	1	—	—	—	—	((R ₀) ⊕ (A) → (A)
	XRL A,@R ₁	D1	1	1	—	—	—	—	((R ₁) ⊕ (A) → (A)
Exclusive Or immediate to A	XRL A,#data	D3	2	2	—	—	—	—	data ⊕ (A) → (A)

Instruction Set Summary
 (Continued)

Input/Output

Operation	Mnemonic	OP Code	Byte	Cycle	Flag				Note
					CY	HC	F ₀	F ₁	
And immediate to BUS	ANL BUS,#data	98	2	2	—	—	—	—	data ∩ (BUS) ← (BUS)
	P ₁ ANL P ₁ ,#data	99	2	2	—	—	—	—	data ∩ (P ₁) ← (P ₁)
	P ₂ ANL P ₂ ,#data	9A	2	2	—	—	—	—	data ∩ (P ₂) ← (P ₂)
And A to Expander Port	ANLD P _p ,A	9X	1	2	—	—	—	—	(A) ∩ (P _p) ← (P _p)
Input BUS to A	INS A,BUS	08	1	2	—	—	—	—	(BUS) ← (A)
Port 1 to A	IN A,P ₁	09	1	2	—	—	—	—	(P ₁) ← (A)
Port 2 to A	IN A,P ₂	0A	1	2	—	—	—	—	(P ₂) ← (A)
Input Expander port to A	MOVD A,P _p	0X	1	2	—	—	—	—	(P _p) ← (A) ₀₋₃ 0 ← (A) ₄₋₇
Or immediate to BUS	ORL BUS,#data	88	2	2	—	—	—	—	data ∪ (BUS) ← (BUS)
	P ₁ ORL P ₁ ,#data	89	2	2	—	—	—	—	data ∪ (P ₁) ← (P ₁)
	P ₂ ORL P ₂ ,#data	8A	2	2	—	—	—	—	data ∪ (P ₂) ← (P ₂)
Or A to Expander Port	ORLD P _p ,A	8X	1	2	—	—	—	—	data ∪ (P _p) ← (P _p)
Output A to BUS	OUTL BUS,A	02	1	2	—	—	—	—	(A) → (BUS)
	P ₁ OUTL P ₁ ,A	39	1	2	—	—	—	—	(A) → (P ₁)
	P ₂ OUTL P ₂ ,A	3A	1	2	—	—	—	—	(A) → (P ₂)
Output A to Expander Port	MOVD P _p ,A	3X	1	2	—	—	—	—	(A) → (P _p)

Data Moves

Operation	Mnemonic	OP Code	Byte	Cycle	Flag				Note
					CY	HC	F ₀	F ₁	
Move register to A	MOV A,R _i	FX	1	1	—	—	—	—	(R _i) ← (A)
Move data memory to A	MOV A,@R ₀	F0	1	1	—	—	—	—	((R ₀)) ← (A)
	@R ₁ MOV A,@R ₁	F1	1	1	—	—	—	—	((R ₁)) ← (A)
Move immediate to A	MOV A,#data	23	2	2	—	—	—	—	data ← (A)
Move A to register	MOV R _i ,A	AX	1	1	—	—	—	—	(A) → (R _i)
Move A to data memory	MOV @R ₀ ,A	A0	1	1	—	—	—	—	(A) → ((R ₀))
	@R ₁ ,A MOV @R ₁ ,A	A1	1	1	—	—	—	—	(A) → ((R ₁))
Move immediate to register	MOV R _i ,#data	BX	2	2	—	—	—	—	data → (R _i)
Move immediate to data memory	MOV @R ₀ ,#data	B0	2	2	—	—	—	—	data → ((R ₀))
	@R ₁ ,#data MOV @R ₁ ,#data	B1	2	2	—	—	—	—	data → ((R ₁))
Move PSW to A	MOV A,PSW	C7	1	1	—	—	—	—	(PSW) ← (A)
Move A to PSW	MOV PSW,A	D7	1	1	*	*	*	*	(A) → (PSW)
Move external data memory to A	MOVX A,@R ₀	80	1	2	—	—	—	—	((R ₀)) ← (A)
	@R ₁ MOVX A,@R ₁	81	1	2	—	—	—	—	((R ₁)) ← (A)
Move A to external data memory	MOVX @R ₀ ,A	90	1	2	—	—	—	—	(A) → ((R ₀))
	@R ₁ ,A MOVX @R ₁ ,A	91	1	2	—	—	—	—	(A) → ((R ₁))
Move to A from current page	MOV P A,@A	A3	1	2	—	—	—	—	((A)) → (A)
Move to A from page 3	MOV P3 A,@A	E3	1	2	—	—	—	—	((A)) within page 3 → (A)
Exchange A and register	XCH A,R _i	2X	1	1	—	—	—	—	(R _i) ↔ (A)
Exchange A and data memory	XCH A,@R ₀	20	1	1	—	—	—	—	((R ₀)) ↔ (A)
	@R ₁ XCH A,@R ₁	21	1	1	—	—	—	—	((R ₁)) ↔ (A)
Exchange nibble of A and data memory	XCHD A,@R ₀	30	1	1	—	—	—	—	((R0) ₀₋₃) ↔ (A ₀₋₃)
	@R ₁ XCHD A,@R ₁	31	1	1	—	—	—	—	((R1) ₀₋₃) ↔ (A ₀₋₃)

2

Instruction Set Summary
 (Continued)

Registers

Operation	Mnemonic	OP			Flag				Note
		Code	Byte	Cycle	CY	HC	F ₀	F ₁	
Decrement Register	DEC R _r	CX	1	1	--	--	--	--	{R _r } - 1 → {R _r }
Increment register	INC R _r	1X	1	1	--	--	--	--	{R _r } + 1 → {R _r }
Increment data memory	INC @R ₀	10	1	1	--	--	--	--	{{R ₀ }} + 1 → {{R ₀ }}
	INC @R ₁	11	1	1	--	--	--	--	{{R ₁ }} + 1 → {{R ₁ }}

Timer/Counter

Operation	Mnemonic	OP			Flag				Note
		Code	Byte	Cycle	CY	HC	F ₀	F ₁	
Disable Timer/Counter Interrupt	DIS TCNTI	35	1	1	--	--	--	--	
Enable Timer/Counter Interrupt	EN TCNTI	25	1	1	--	--	--	--	
Read Timer/Counter	MOV A, T	42	1	1	--	--	--	--	{T} → {A}
Load Timer/Counter	MOV T, A	62	1	1	--	--	--	--	{A} → {T}
Start Timer	STRT T	55	1	1	--	--	--	--	
Start Counter	STRT CNT	45	1	1	--	--	--	--	
Stop Timer/Counter	STOP TCNT	65	1	1	--	--	--	--	

Control

Operation	Mnemonic	OP			Flag				Note
		Code	Byte	Cycle	CY	HC	F ₀	F ₁	
Disable external Interrupt	DIS I	15	1	1	--	--	--	--	
Enable external Interrupt	EN I	05	1	1	--	--	--	--	
Enable Clock output on T ₀	ENT ₀ CLK	75	1	1	--	--	--	--	
No Operation	NOP	00	1	1	--	--	--	--	
Select register bank 0	SEL RB0	C5	1	1	--	--	--	--	0 → {BS}
Select register bank 1	SEL RB1	D5	1	1	--	--	--	--	1 → {BS}
Select memory bank 0	SEL MB0	E5	1	1	--	--	--	--	0 → {MBF}
Select memory bank 1	SEL MB1	F5	1	1	--	--	--	--	1 → {MBF}

Instruction Set Summary
(Continued)

Branch

Operation	Mnemonic	OP		Flag						
		Code	Byte	Cycle	CY	HC	F ₀	F ₁	Note	
Decrement register and test	DJNZ R addr	EX	2	2	—	—	—	—	(R _i) ≠ 0	Note (2)
Jump unconditional	JMP addr	%4	2	2	—	—	—	—	Unconditional Branch	
Jump indirect	JMPP @A	B3	1	2	—	—	—	—	Unconditional Branch	Note (3)
Jump on Carry = 1	JC addr	F6	2	2	—	—	—	—	(C) = 1	
Jump on Carry = 0	JNC addr	E6	2	2	—	—	—	—	(C) = 0	
Jump on A zero	JZ addr	C6	2	2	—	—	—	—	(A) = 0	
Jump on A not zero	JNZ addr	96	2	2	—	—	—	—	(A) ≠ 0	
Jump on T ₀ = 1	JT0 addr	36	2	2	—	—	—	—	(T ₀) = 1	
Jump on T ₀ = 0	JNT0 addr	26	2	2	—	—	—	—	(T ₀) = 0	
Jump on T ₁ = 1	JT1 addr	56	2	2	—	—	—	—	(T ₁) = 1	
Jump on T ₁ = 0	JNT1 addr	46	2	2	—	—	—	—	(T ₁) = 0	
Jump on F ₀ = 1	JF0 addr	B6	2	2	—	—	—	—	(F ₀) = 1	
Jump on F ₁ = 1	JF1 addr	76	2	2	—	—	—	—	(F ₁) = 1	
Jump on timer flag	JTF addr	16	2	2	—	—	—	—	(TF) = 1	
Jump on INT = 0	JN1	86	2	2	—	—	—	—	(INT) = 0	
Jump on accumulator bit	JBr addr	%2	2	2	—	—	—	—	(A _r) = 1	

Subroutine

Operation	Mnemonic	OP		Flag						
		Code	Byte	Cycle	CY	HC	F ₀	F ₁	Note	
Jump to subroutine	CALL addr	%4	2	2	—	—	—	—	Note (4)	
Return	RET	83	1	2	—	—	—	—	Note (5)	
Return and restore status	RETR	90	1	2	*	*	*	—	Note (6)	

Flags

Operation	Mnemonic	OP		Flag						
		Code	Byte	Cycle	CY	HC	F ₀	F ₁	Note	
Clear carry	CLR C	97	1	1	Z	—	—	—	0 — (C)	
Complement carry	CPL C	A7	1	1	CP	—	—	—	(C) — (C)	
Clear Flag 0	CLR F ₀	85	1	1	—	—	Z	—	0 — (F ₀)	
Complement Flag 0	CPL F ₀	95	1	1	—	—	CP	—	(F ₀) — (F ₀)	
Clear Flag 1	CLR F ₁	A5	1	1	—	—	—	Z	0 — (F ₁)	
Complement Flag 1	CPL F ₁	B5	1	1	—	—	—	CP	(F ₁) — (F ₁)	

Notes:

Operation Code X: Tables-1, 2 %: Table 3

Flag*: This flag is set or reset in the state after executed instruction.

Z: This flag is reset.

CP: This flag is complemented.

1) The accumulator value is adjusted to form BCD digits following the binary addition of BCD numbers.

2) DJNZ R_i addr;
(R_i) - 1 - (R_i)
if (R_i) ≠ 0 addr - (PC₀ to PC₇)
if (R_i) = 0 execute next instruction

3) JMPP @A
((A)) - (PC₀ to PC₇)

4) CALL addr
(PC₀ to PC₇) - ((SP))
(SP) + 1 - (SP)
(PC₈ to PC₁₁), (MBF), (PSW₄ to PSW₇) - ((SP))
(SP) + 1 - (SP)
A₁ - (PC₀ to PC₇)
A₄ - (PC₈ to PC₁₀)
MBF - (PC₁₁)

5) RET
(SP) - 1 - (SP)
((SP)₀ to (SP)₃) - ((PC)₈ to (PC)₁₁)
(SP) - 1 - (SP)
((SP)) - (PC₀ to PC₇)


6) RETR
(SP) - 1 - (SP)
((SP)₀ to (SP)₃) - (PC₈ to PC₁₁)
((SP)₄ to (SP)₇) - (PSW₄ to PSW₇)
(SP) - 1 - (SP)
((SP)) - (PC₀ to PC₇)

A₁: Lower 8 Bits of Address
A₄: A₈, A₉, A₁₀ of Address
MBF: Memory Bank Flag

Instruction Set Summary
 (Continued)


OP Code of Register Access (Table 1)

Mnemonic	Rr	R0	R1	R2	R3	R4	R5	R6	R7
INC Rr		18	19	1A	1B	1C	1D	1E	1F
XCH A,Rr		28	29	2A	2B	2C	2D	2E	2F
ORL A,Rr		48	49	4A	4B	4C	4D	4E	4F
ANL A,Rr		58	59	5A	5B	5C	5D	5E	5F
ADD A,Rr		68	69	6A	6B	6C	6D	6E	6F
ADDC A,Rr		78	79	7A	7B	7C	7D	7E	7F
MOV Rr,A		A8	A9	AA	AB	AC	AD	AE	AF
MOV Rr,#data		B8	B9	BA	BB	BC	BD	BE	BF
DEC Rr		C8	C9	CA	CB	CC	CD	CE	CF
XRL A,Rr		D8	D9	DA	DB	DC	DD	DE	DF
DJNZ Rr,M		E8	E9	EA	EB	EC	ED	EE	EF
MOV A,Rr		F8	F9	FA	FB	FC	FD	FE	FF




OP Code of Expander (Table 2)

Mnemonic	PP	P4	P5	P6	P7
MOVD A,Pp	0C	0D	0E	0F	
MOVD Pp,A	3C	3D	3E	3F	
ORLD Pp,A	8C	8D	8E	8F	
ANLD Pp,A	9C	9D	9E	9F	



OP Code of JMP, CALL, JB_r (Table 3)




A_L: Address A₇ to A₀
 A_H: Address A₁₀, A₉, A₈
 B_r: r-th Bit on Accumulator

Instruction Codes


H	L	Instruction Codes															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0		NOP	HALT	OUTL BSU.A	ADD A.#	JMP 0 x x	EN 1		DEC A	INS A.BUS	IN A.P1	IN A.P2		MOVD A.P4	MOVD A.P5	MOVD A.P6	MOVD A.P7
1		INC @R0	INC @R1	JB0 addr	ADDC A.#	CALL 0 x x	DIS 1	JTF addr	INC A	INC R0	INC R1	INC P2	INC R2	INC R4	INC R5	INC R6	INC R7
2		XCH A.@R0	XCH A.@R1		MOV A.#	JMP 1 x x	EN TCNT1	JNT0 addr	CLR A	XCH A.R0	XCH A.R1	XCH A.R2	XCH A.R3	XCH A.R4	XCH A.R5	XCH A.R6	XCH A.R7
3		XCHD A.@R0	XCHD A.@R1	JB1 addr		CALL 1 x x	DIS TCNT1	JT0 addr	CPL A		OUTL P1.A	OUTL P2.A		MOVD P4.A	MOVD P5.A	MOVD P6.A	MOVD P7.A
4		ORL A.@R0	ORL A.@R1	MOV A.T	ORL A.#	JMP 2 x x	STRT CNT	JNT1 addr	SWAP A	ORL A.R0	ORL A.R1	ORL A.R2	ORL A.R3	ORL A.R4	ORL A.R5	ORL A.R6	ORL A.R7
5		ANL A.@R0	ANL A.@R1	JB2 addr	ANL A.#	CALL 2 x x	STRT T	JT1 addr	DA A	ANL A.R0	ANL A.R1	ANL A.R2	ANL A.R3	ANL A.R4	ANL A.R5	ANL A.R6	ANL A.R7
6		ADD A.@R0	ADD A.@R1	MOV T.A		JMP 3 x x	STOP TCNT		RRC A	ADD A.R0	ADD A.R1	ADD A.R2	ADD A.R3	ADD A.R4	ADD A.R5	ADD A.R6	ADD A.R7
7		ADDC A.@R0	ADDC A.@R1	JB3 addr		CALL 3 x x	ENT0 CLK	JF1 addr	RR A	ADDC A.R0	ADDC A.R1	ADDC A.R2	ADDC A.R3	ADDC A.R4	ADDC A.R5	ADDC A.R6	ADDC A.R7
8		MOVX A.@R0	MOVX A.@R1		RET	JMP 4 x x	CLR F0	JN1 addr		ORL BUS.#	ORL P1.#	ORL P2.#		ORLD P4.A	ORLD P5.A	ORLD P6.A	ORLD P7.A
9		MOVX @R0.A	MOVX @R1.A	JB4 addr	RETR	CALL 4 x x	CPL F0	JNZ addr	CLR C	ANL BUS.#	ANL P1.#	ANL P2.#		ANLD P4.A	ANLD P5.A	ANLD P6.A	ANLD P7.A
A		MOV @R0.A	MOV @R1.A		MOVP A.@A	JMP 5 x x	CLR F1		CPL C	MOV R0.A	MOV R1.A	MOV R2.A	MOV R3.A	MOV R4.A	MOV R5.A	MOV R6.A	MOV R7.A
B		MOV @R0.#	MOV @R1.#	JB5 addr	JMPP @A	CALL 5 x x	CPL F1	JF0 addr		MOV R0#	MOV R1#	MOV R2#	MOV R3#	MOV R4#	MOV R5#	MOV R6#	MOV R7#
C						JMP 6 x x	SEL RB0	JZ addr	MOV A.PSW	DEC R0	DEC R1	DEC R2	DEC R3	DEC R4	DEC R5	DEC R6	DEC R7
D		XRL A.@R0	XRL A.@R1	JB6 addr	XRL A.#	CALL 6 x x	SEL RB1		MOV PSW.A	XRL A.R0	XRL A.R1	XRL A.R2	XRL A.R3	XRL A.R4	XRL A.R5	XRL A.R6	XRL A.R7
E					MOV3 A.@A	JMP 7 x x	SEL MB0	JNC addr	RL A	DJNZ R0.M	DJNZ R1.M	DJNZ R2.M	DJNZ R3.M	DJNZ R4.M	DJNZ R5.M	DJNZ R6.M	DJNZ R7.M
F		MOV A.@R0	MOV A.@R1	JB7 addr		CALL 7 x x	SEL MB1	JC addr	RLC A	MOV A.R0	MOV A.R1	MOV A.R2	MOV A.R3	MOV A.R4	MOV A.R5	MOV A.R6	MOV A.R7

#: Immediate data
H: Higher 4 bits
L: Lower 4 bits




Typical Applications

(1) Stand Alone System



(2) Expanded System



Absolute Maximum Ratings†

Parameter	Symbol	Value	Unit
Supply Voltage	V_{CC}, V_{DD}	-0.3 to +7.0	V
Input Voltage	V_{IN}	-0.3 to +7.0	V
Operating Temperature	T_A	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +150	°C
Power Dissipation	P_D	1.5	W

†Permanent device damage may occur if the ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V_{CC}, V_{DD}	+5.0 ±10%	V
	V_{SS}	0	V
Operating Temperature	T_A	0 to +70	°C

DC Characteristics

($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = V_{DD} = 5.0\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

Parameter	Symbol	Test Conditions	Value		Unit
			Min.	Max.	
Input Low Voltage	All Except XTAL1, 2, RESET	V_{IL}	-0.3	0.8	V
	XTAL1,2, RESET	V_{IL1}	-0.3	0.6	V
Input High Voltage	All Except XTAL1, 2, RESET	V_{IH}	2.0	V_{CC}	V
	XTAL1,2, RESET	V_{IH1}	3.8	V_{CC}	V
Output Low Voltage	BUS	V_{OL}	$I_{OL} = 2.0\text{mA}$	0.45	V
	$\overline{RD}, \overline{WR}, \text{PSEN}, \text{ALE}$	V_{OL1}	$I_{OL} = 2.0\text{mA}$	0.45	V
	PROG	V_{OL2}	$I_{OL} = 1.0\text{mA}$	0.45	V
	Other outputs	V_{OL3}	$I_{OL} = 1.6\text{mA}$	0.45	V
Output High Voltage	BUS	V_{OH}	$I_{OH} = -400\mu\text{A}$	2.4	V
	$\overline{RD}, \overline{WR}, \text{PSEN}, \text{ALE}$	V_{OH1}	$I_{OH} = -100\mu\text{A}$	2.4	V
	Other Outputs	V_{OH2}	$I_{OH} = -50\mu\text{A}$	2.4	V
Input Leakage Current	T_1, INT	I_{IL}	$V_{SS} \leq V_{IN} \leq V_{CC}$	±10	μA
	P10-P17, P20-P27 EA, SS	I_{IL1}	$V_{SS} + 0.45\text{V} \leq V_{IN} \leq V_{CC}$	-500	μA
Output Leakage Current	BUS, T_0 (High-Impedance)	I_{OL}	$V_{SS} + 0.45\text{V} \leq V_{IN} \leq V_{CC}$	±10	μA
V_{DD} Supply Current	MBL8049/39N/E	I_{DD}		30	mA
	MBL8049/39H			50	mA
Total Supply Current	MBL8049/39N/E	$I_{DD} + I_{CC}$		150	mA
	MBL8049/39H			170	mA

2

AC Characteristics*
($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = V_{DD}$
 $= 5.0\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

Parameter	Symbol	H-Version		E-Version		N-Version		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
ALE Pulse Width	t_{LL}	150		260		410		ns
Address Setup Time (to ALE \downarrow)	t_{AL}	70		140		230		ns
Address Hold Time (from ALE \downarrow)	t_{LA}	50		80		120		ns
Control Pulse Width (RD, WR)	t_{CC1}	480		730		1050		ns
Control Pulse Width (PSEN)	t_{CC2}	350		550		800		ns
Data Setup Time (before WR \uparrow)	t_{DW}	390		610		880		ns
Data Hold Time (after WR \uparrow)**	t_{WD}	40		80		120		ns
Data Hold Time (after RD \uparrow , PSEN \uparrow)	t_{DR}	0	110	0	160	0	220	ns
Data Delayed Time (RD \uparrow to data in)	t_{RD1}		350		550		800	ns
Data Delayed Time (PSEN \uparrow to data in)	t_{RD2}		210		360		550	ns
Address Setup Time (to WR \uparrow)	t_{AW}	310		480		680		ns
Address Setup Time (RD, to data in)	t_{AD1}		760		1130		1590	ns
Address Setup Time (PSEN, to data in)	t_{AD2}		480		750		1090	ns
Address Floating Time (to RD \uparrow , WR \uparrow)	t_{AFC1}	140		210		290		ns
Address Floating Time (to PSEN \uparrow)	t_{AFC2}	10		20		40		ns
RD, WR Output Time (from ALE \downarrow)	t_{LAFC1}	200		300		420		ns
PSEN Output Time (from ALE \downarrow)	t_{LAFC2}	60		110		170		ns
ALE Output Time (from RD \uparrow , WR \uparrow , PROG \uparrow)	t_{CA1}	50		80		120		ns
ALE Output Time (from PSEN \uparrow)	t_{CA2}	320		460		620		ns
Port Control Setup Before Falling Edge of PROG Time	t_{CP}	100		170		250		ns
Port Control Hold After Falling Edge of PROG Time	t_{PC}	160		300		460		ns
PROG Time P2 Input Must Be Valid	t_{PR}		700		1000		1380	ns
P2 Input Data Hold Time (after PROG \uparrow)	t_{PF}	0	140	0	190	0	250	ns
Output Data Setup Time (to PROG \uparrow)	t_{DP}	400		600		850		ns
Output Data Hold Time (after PROG \uparrow)	t_{PD}	90		130		200		ns
PROG Pulse Width	t_{PP}	700		1060		1500		ns
Port2 I/O Data Setup Time (to ALE \downarrow)	t_{PL}	160		300		460		ns
Port2 I/O Data Hold Time (from ALE \downarrow)	t_{LP}	40		60		80		ns
Port Data Output Time (from ALE \downarrow)	t_{PV}		510		660		850	ns
Cycle Time***	t_{CY}	1.36		1.875		2.5		μs
T_0 Output Cycle Time	t_{OPRR}	270		370		500		ns


*: 6MHz XTAL (N-Version), 8MHz XTAL (E-Version), 11MHz XTAL (H-Version) Load Conditions: BUS $C_L = 150\text{pF}$; Other Outputs $C_L = 80\text{pF}$.

** : Load Conditions $C_L = 20\text{pF}$, High Impedance


*** : $t_{CY} = 2.5\mu\text{s}$ (6MHz XTAL N-Version), $t_{CY} = 1.875\mu\text{s}$ (8MHz XTAL E-Version), $t_{CY} = 1.36\mu\text{s}$ (11MHz XTAL H-Version)

Timing Diagram


Instruction Fetch From External Program Memory



Read From External Data Memory




Write To External Data Memory




2

Timing Diagram
 (Continued)


P20-23 Input/Output For Use Of External Program Memory And Expander I/O Port



Port 1/Port 2 Outputs




Clock Outputs



Package Dimensions


Dimensions in inches
 (millimeters)

**40-Lead Ceramic
 (Metal Seal)
 Dual In-Line Package
 (Case No.: DIP-40C-A01)**



© 1986 FUJITSU LIMITED D40006S-1C


**40-Lead Plastic
 Dual In-Line Package
 (Case No.: DIP-40P-M01)**



© 1985 FUJITSU LIMITED D40005S-1C


Oscillation Circuits

Crystal Oscillator



* Including stray capacitances

External Clock Drive



*Both high and low times should be more than 35% of the cycle time, and rise and fall times should be less than 20 ns.