

MB81C68A-25/-30/-35

CMOS 16K-BIT HIGH-SPEED SRAM

4K Words x 4 Bits Static Random Access Memory with Super High-Speed and Automatic Power Down

The Fujitsu MB81C68A is a 4,096 words x 4 bits static random access memory fabricated with a CMOS silicon gate process. The memory uses asynchronous circuitry. All pins are TTL compatible and a single +5 V power supply is required.

A separate chip select (CS) pin simplifies multipackage systems design by permitting the selection of an individual package when outputs are OR-tied, and then automatically powering down the other deselected packages.

The MB81C68A offers low power dissipation, low cost, and high performance.



- Organization: 4,096 words x 4 bits
- Static operation: no clocks or timing strobe required
- Access time: $t_{AA} = t_{ACS} = 25$ ns max. (MB81C68A-25)
 $t_{AA} = t_{ACS} = 30$ ns max. (MB81C68A-30)
 $t_{AA} = t_{ACS} = 35$ ns max. (MB81C68A-35)
- Low power consumption: 385 mW max. (Active)
138 mW max. (Standby, TTL level)
83 mW max. (Standby, CMOS level)
- Single +5 V power supply $\pm 10\%$ tolerance
- TTL compatible inputs and outputs
- Three-state outputs with OR-tie capacity
- Chip select for simplified memory expansion, automatic power down
- Electrostatic protection for all inputs and outputs
- Standard 20-pin Plastic Package:
DIP MB81C68A-xxP
ZIP MB81C68A-xxPSZ
- Standard 20-pin Ceramic Package:
CERDIP MB81C68A-xxZ

Absolute Maximum Ratings (See Note)

Rating	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.5 to +7.0	V
Input Voltage on any pin with respect to GND	V_{IN}	-3.5 to +7.0	V
Output Voltage on any I/O pin with respect to GND	V_{OUT}	-0.5 to +7.0	V
Output Current	I_{OUT}	± 20	mA
Power Dissipation	P_D	1.0	W
Temperature Under Bias	T_{BIAS}	-10 to +85	$^{\circ}C$
Storage Temperature Range	Ceramic	T_{STG}	$^{\circ}C$
	Plastic		
		-45 to +125	

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1




This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB81C68A-25
 MB81C68A-30
 MB81C68A-35

1

Fig. 1 - MB81C68A BLOCK DIAGRAM



CAPACITANCE ($T_A = 25^\circ C, f = 1MHz$)

Parameter	Symbol	Typ	Max	Unit
Input Capacitance ($V_{IN} = 0V$)	C_{IN}		5	pF
\overline{CS} Capacitance ($V_{CS} = 0V$)	C_{CS}		6	pF
I/O Capacitance ($V_{IO} = 0V$)	C_{IO}		7	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Ambient Temperature	T_A	0		70	°C

1

DC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted.)

Parameter	Test Condition	Symbol	Min	Typ	Max	Unit
Input Leakage Current	$V_{IN}=0V$ to V_{CC}	I_{LI}	-10		10	μA
Output Leakage Current	$\overline{CS}=V_{IH}$, $V_{IO}=0V$ to V_{CC}	I_{LO}	-10		10	μA
Active (DC) Supply Current	$I_{OUT}=0mA$, $\overline{CS}=V_{IL}$, $V_{IN}=V_{IL}$ or V_{IH}	I_{CC1}		25	50	mA
Operating Supply Current	$\overline{CS}=V_{IL}$, $I_{OUT}=0mA$, Cycle=Min	I_{CC2}		40	70	mA
Standby Supply Current	$\overline{CS}=V_{CC}-0.2V$, $V_{IN}\leq 0.2V$ or $V_{IN}\geq V_{CC}-0.2V$	I_{SB1}		0.5	15	mA
Standby Supply Current	$\overline{CS}=V_{IH}$	I_{SB2}		10	25	mA
Input Low Voltage		V_{IL}	-2.0*		0.8	V
Input High Voltage		V_{IH}	2.2		6.0	V
Output Low Voltage	$I_{OL}=8mA$	V_{OL}			0.4	V
Output High Voltage	$I_{OH}=-4mA$	V_{OH}	2.4			V

Note: * -2.0V Min. for pulse width less than 20ns. (V_{IL} Min=-0.5V at DC level)

MB81C68A-25
MB81C68A-30
MB81C68A-35

1




AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

READ CYCLE*1

Parameter	Symbol	MB81C68A-25		MB81C68A-30		MB81C68A-35		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	25		30		35		ns
Address Access Time*2	t_{AA}		25		30		35	ns
Chip Select Access Time*3	t_{ACS}		25		30		35	ns
Output Hold from Address Change	t_{OH}	3		3		3		ns
Output Hold from \overline{CS}	t_{OHC}	0		0		0		ns
Chip Selection to Output in Low-Z*4	t_{LZ}	5		5		5		ns
Chip Deselection to Output in High-Z*4	t_{HZ}		10		13		15	ns
Power Up from \overline{CS}	t_{PU}	0		0		0		ns
Power Down from \overline{CS}	t_{PD}		20		25		30	ns

- Note:**
- *1 \overline{WE} is high for Read cycle.
 - *2 Device is continuously selected, $\overline{CS}=V_{IL}$.
 - *3 Address valid prior to or coincident with \overline{CS} transition low.
 - *4 Transition is specified at the point of $\pm 500\text{mV}$ from steady state voltage.



- Note:**
- *1 WE is high for Read cycle.
 - *2 Device is continuously selected, $\overline{CS}=V_{IL}$.
 - *3 Address valid prior to or coincident with \overline{CS} transition low.
 - *4 Transition is specified at the point of $\pm 500\text{mV}$ from steady state voltage.


MB81C68A-25
MB81C68A-30
MB81C68A-35

WRITE CYCLE^{*1 *2}


Parameter	Symbol	MB81C68A-25		MB81C68A-30		MB81C68A-35		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{wc}	25		30		35		ns
Chip Selection to End of Write	t_{cw}	20		25		30		ns
Address Valid to End of Write	t_{aw}	20		25		30		ns
Address Setup Time	t_{as}	0		0		0		ns
Write Pulse Width	t_{wp}	20		25		30		ns
Data Setup Time	t_{dw}	13		15		15		ns
Write Recovery Time	t_{wr}	2		2		2		ns
Data Hold Time	t_{dh}	0		0		0		ns
Output High-Z from \overline{WE}^{*3}	t_{wz}		10		13		15	ns
Output Low-Z from \overline{WE}^{*3}	t_{ow}	5		5		5		ns

WRITE CYCLE TIMING DIAGRAM

WRITE CYCLE : \overline{WE} CONTROLLED^{*1 *2}



- Note:**
- *1 \overline{CS} or \overline{WE} must be high during address transitions.
 - *2 If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.
 - *3 Transition is specified at the point of $\pm 500\text{mV}$ from steady state voltage.



- Note:**
- *1 \overline{CS} or \overline{WE} must be high during address transitions.
 - *2 If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.
 - *3 Transition is specified at the point of $\pm 500\text{mV}$ from steady state voltage.

TYPICAL CHARACTERISTICS CURVES

Fig. 3 OPERATING SUPPLY CURRENT vs. SUPPLY VOLTAGE




Fig. 4 OPERATING SUPPLY CURRENT vs. AMBIENT TEMPERATURE




Fig. 5 STANDBY SUPPLY CURRENT vs. SUPPLY VOLTAGE




Fig. 6 STANDBY SUPPLY CURRENT vs. AMBIENT TEMPERATURE




Fig. 7 STANDBY SUPPLY CURRENT vs. AMBIENT TEMPERATURE





Fig. 8 OPERATING SUPPLY CURRENT vs. FREQUENCY



TYPICAL CHARACTERISTICS CURVES

Fig. 9 "H" LEVEL OUTPUT VOLTAGE vs. "H" LEVEL OUTPUT CURRENT




Fig. 10 "L" LEVEL OUTPUT VOLTAGE vs. "L" LEVEL OUTPUT CURRENT




Fig. 11 ACCESS TIME vs. SUPPLY VOLTAGE




Fig. 12 ACCESS TIME vs. AMBIENT TEMPERATURE





Fig. 13 ACCESS TIME vs. LOAD CAPACITANCE




1


MB81C68A-25
 MB81C68A-30
 MB81C68A-35

PACKAGE DIMENSIONS

(Suffix: -Z)



(Suffix: -P)




PACKAGE DIMENSIONS

(Suffix: -PSZ)

20-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE

(Case No. : ZIP-20P-M01)



©1988 FUJITSU LIMITED Z2D001S-4C

Dimensions in
 inches (millimeters)

1

MB81C68A-25
 MB81C68A-30
 MB81C68A-35

PACKAGE DIMENSIONS (Cont'd)

(Suffix: -TV)

1

