

CDP1877, CDP1877C

March 1997

Features

- Compatible with CDP1800 Series
- Programmable Long Branch Vector Address and Vector Interval
- 8 Levels of Interrupt Per Chip
- Easily Expandable
- Latched Interrupt Requests
- Hard Wired Interrupt Priorities
- Memory Mapped
- Multiple Chip Select Inputs to Minimize Address Space Requirements

Ordering Information

PACKAGE	TEMP. RANGE	5V	10V	PKG. NO.
PDIP	-40°C to +85°C	CDP1877CE	CDP1877E	E28.6

Programmable Interrupt Controller (PIC)

Description

The CDP1877 and CDP1877C are programmable 8-level interrupt controllers designed for use in CDP1800 series microprocessor systems. They provide added versatility by extending the number of permissible interrupts from 1 to N in increments of 8.

When a high to low transition occurs on any of the PIC interrupt lines ($\overline{IR0}$ to $\overline{IR7}$), it will be latched and, unless the request is masked, it will cause the INTERRUPT line on the PIC and consequently the INTERRUPT input on the CPU to go low.

The CPU accesses the PIC by having interrupt vector register R(1) loaded with the memory address of the PIC. After the interrupt S3 cycle, this register value will appear at the CPU address bus, causing the CPU to fetch an instruction from the PIC. This fetch cycle clears the interrupt request latch bit to accept a new high-to-low transition, and also causes the PIC to issue a long branch instruction (CO) followed by the preprogrammed vector address written into the PIC's address registers, causing the CPU to branch to the address corresponding to the highest priority active interrupt request.


If no other unmasked interrupts are pending, the INTERRUPT output of the PIC will return high. When an interrupt is requested on a masked interrupt line, it will be latched but it will not cause the PIC INTERRUPT output to go low. All pending interrupts, masked and unmasked, will be indicated by a "1" in the corresponding bit of the status register. Reading of the status register will clear all pending interrupt request latches.

Several PICs can be cascaded together by connecting the INTERRUPT output of one chip to the CASCADE input of another. Each cascaded PIC provides 8 additional interrupt levels to the system. The number of units cascadable depends on the amount of memory space and the extent of the address decoding in the system.

Interrupts are prioritized in descending order; $\overline{IR7}$ has the highest and $\overline{IR0}$ has the lowest priority.

The CDP1877 and CDP1877C are functionally identical. They differ in that the CDP1877 has a recommended operating voltage range of 4V to 10.5V, and the CDP1877C has a recommended operating voltage range of 4V to 6.5V.

Pinout



Programming Model

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © Harris Corporation 1997

Absolute Maximum Ratings

Thermal Information

DC Supply-Voltage Range, (V _{DD})	Thermal Resistance (Typical)	θ _{JA} (°C/W)
(All Voltages Referenced to V _{SS} Terminal)	PDIP Package	55
CDP18770.5V to +11V	Device Dissipation Per Output Transistor	
CDP1877C	T _A = Full Package Temperature Range	
Input Voltage Range, All Inputs	(All Package Types)	100mW
DC Input Current, Any One Input	Operating Temperature Range (T _A)	
	Package Type E4	
	Storage Temperature Range (T _{STG})	°C to +150°C
	Lead Temperature (During Soldering)	
	At distance 1/16 \pm 1/32 ln. (1.59 \pm 0.79mm)	
	from case for 10s max	+265°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Static Electrical Specifications At T ₄	= -40 to +85°C, V _{DD} ±5%	, Unless Otherwise Specified
--	-------------------------------------	------------------------------

		cc	NDITION	S			LIM	ITS			
								CDP1877C			
PARAMETER		V _o (V)	V _{IN} (V)	V _{DD} (V)	MIN	(NOTE1) TYP	МАХ	MIN	(NOTE1) TYP	МАХ	UNITS
Quiescent Device	I _{DD}	-	0, 5	5	-	0.01	50	-	0.02	200	μΑ
Current		-	0, 10	10	-	1	200	-	-	-	μΑ
Output Low Drive (Sink)	I _{OL}	0.4	0, 5	5	1.6	3.2	-	1.6	3.2	-	mA
Current		0.5	0, 10	10	2.6	5.2	-	-	-	-	mA
Output High Drive	I _{OH}	4.6	0, 5	5	-1.15	-2.3	-	-1.15	-2.3	-	mA
(Source) Current		9.5	0, 10	10	-2.6	-5.2	-	-	-	-	mA
Output Voltage Low Level	V _{OL}	-	0, 5	5	-	0	0.1	-	0	0.1	V
(Note 2)		-	0, 10	10	-	0	0.1	-	-	-	V
	V _{OH}	-	0, 5	5	4.9	5	-	4.9	5	-	V
(Note 2)		-	0, 10	10	9.9	10	-	-	-	-	V
Input Low Voltage	V _{IL}	0.5, 4.5	-	5	-	-	1.5	-	-	1.5	V
		0.5, 9.5	-	10	-	-	3	-	-	-	V
Input High Voltage	V _{IH}	0.5, 4.5	-	5	3.5	-	-	3.5	-	-	V
		0.5, 9.5	-	10	7	-	-	-	-	-	V
Input Leakage Current	I _{IN}	Any	0, 5	5	-	-	±1	-	-	±1	μΑ
		Input	0, 10	10	-	-	±2	-	-	-	μΑ
Three-State Output	I _{OUT}	0, 5	0, 5	5	-	±10 ⁻⁴	±1	-	±10 ⁻⁴	±1	μΑ
Leakage Current		0, 10	0, 10	10	-	±10 ⁻⁴	±10	-	-	-	μΑ
Operating Device Current	I _{OPER}	-	-	5	-	0.5	1.0	-	0.5	1.0	mA
(Note 3)		-	-	10	-	1.9	3.0	-	-	-	mA
Input Capacitance	C _{IN}	-	-	-	-	5	7.5	-	5	7.5	pF
Output Capacitance	C _{OUT}	-	-	-	-	10	15	-	10	15	pF


NOTES:

1. Typical values are for $T_A = +25^{\circ}C$ and nominal V_{DD} .

2. $I_{OL} = I_{OH} = 1\mu A$

3. Operating current is measured under worst-case conditions in a 3.2MHz CDP1802A system, one PIC access per instruction cycle.

CDP1877, CDP1877C





Functional Definitions for CDP1877 and CDP1877C Terminals

TERMINAL	USAGE	TYPE
V _{DD} - V _{SS}	Power	
BUS0 - BUS7	Data Bus - Communicates Information to and from CPU	Bidirectional
ĪR0 - ĪR7	Interrupt Request Lines	Input
INTERRUPT	Interrupt to CPU	Output
MRD, MWR	Read/Write Controls from CPU	Input
TPA, TPB	Timing Pulses from CPU	Input
CS, CS	Chip Selects, Enable Chip if Valid during TPA	Input
CS/A_X , CS/A_Y	Used as a Chip Select during TPA and as a Register Address During Read/Write Operations	Input
CASCADE	Used for Cascading Several PIC Units. The $\overline{\text{INTERRUPT}}$ Output from a Higher Priority PIC can be Tied to this Input, or the Input can be Tied to V _{DD} if Cascading is Not Used.	Input

PIC Programming Model

INTERNAL REGISTERS

The PIC has three write-only programmable registers and two read-only registers.

Page Register

This write only register contains the high order vector address the device will issue in response to an interrupt request. This high-order address will be the same for any of the 8 possible interrupt requests; thus, interrupt vectoring differs only in location within a specified page.

BUS 0

BUS 7

			PAGE REG	ISTER BITS				WRITE ONLY
A15	A14	A13	A12	A11	A10	A9	A8	WRITE ONLY

Control Register

The upper nibble of this write-only register contains the low order vector address the device will issue in response to an

interrupt request. The lower nibble is used for a master interrupt reset, master mask reset and for interval select.

BUS 7

BUS 0 CONTROL REGISTER BITS WRITE ONLY B6 B2 B7 B5 Β4 В3 Β1 B0 T INTERVAL SELECT DETERMINES NUMBER OF BYTES ALLOCATED TO EACH INTERRUPT SERVICE ROUTINE BIT 1 BIT 0 INTERVAL 0 0 2 0 1 4 1 0 8 16 1 1 MASTER MASK RESET 0 RESETS ALL MASK REGISTER BITS **1 NO CHANGE** MASTER INTERRUPT RESET 0 RESETS ALL INTERRUPT LATCHES, CLEARS ANY PENDING INTERRUPTS **1 NO CHANGE** SETS UPPER BITS OF THE LOW ORDER VECTOR ADDRESS AS A FUNCTION OF THE INTERVAL SELECT

CDP1877, CDP1877C

The Low Order Vector Address will be set according to the table below:

		LOW ADD	RESS BITS	
INTERVAL SELECTED NO. OF BYTES	BIT B7	BIT B6	BIT B5	BIT B4
2	SETS A7	SETS A6	SETS A5	SET A4
4	SETS A7	SETS A6	SETS A5	Х
8	SETS A7	SETS A6	х	Х
16	SETS A7	Х	Х	Х

NOTES:

1. X = Don't Care

2. All Don't Care addresses and addresses A0-A3 are determined by interrupt request.

Mask Register

A "1" written into any location in this write only register will mask the corresponding interrupt request line. All interrupt inputs (except CASCADE) are maskable.

BUS 7							BUS 0	_
M7	M6	M5	MASK REG M4	ISTER BITS M3	M2	M1	MO	WRITE ONLY

Status Register

In this read only register a "1" will be present in the corresponding bit location for every masked or unmasked pending interrupt.

BUS 7							BUS 0	_
			STATUS RE	GISTER BITS				READ ONLY
S7	S6	S5	S4	S3	S2	S1	S0	READ ONET

Polling Register

This read only register provides the low order vector address and is used to identify the source of interrupt if a polling technique, rather than interrupt servicing, is used.

BUS 7							BUS 0	
			POLLING RE	GISTER BITS				READ ONLY
P7	P6	P5	P4	P3	P2	P1	P0	READ ONET

RESPONSE TO INTERRUPT (AFTER S3 CYCLE)

The PIC's response to interrogation by the CPU is always 3 bytes long, placed on the data bus in consecutive bytes in the following format:

First (Instruction) Byte:

LONG BRANCH INSTRUCTION - CO (Hex)

BUS 7							BUS 0
1	1	0	0	0	0	0	0

Second (High-Order Address) Byte

This byte is the High-Order vector Address that was written into the PIC's Page Register by the user. The PIC does not alter this value in any way.

High-Order Vector Address

BUS 7	JS 7							
A15	A14	A13	A12	A11	A10	A9	A8	

Third (Low-Order Address) Bytes

INTERVAL 2 BUS 7							BUS 0
A7	A6	A5	A4	12	11	10	0
INTERVAL 4 BUS 7							BUS 0
A7	A6	A5	12	11	10	0	0
INTERVAL 8 BUS 7							BUS 0
A7	A6	12	11	10	0	0	0
INTERVAL 16 BUS 7							
A7	12	I1	10	0	0	0	0



Indicates active interrupt input number (binary 0 to 7).

Bits indicated by A_X (x = 4 to 7) are the same as programmed into the control register. All other bits are generated by the PIC.

REGISTER ADDRESSES

In order to read/write or obtain an interrupt vector from any PIC in the system, all chip selects (CS/A_X, CS/A_Y, CS, \overline{CS}) must be valid during TPA.


 CS/A_X and CS/A_Y are multiplexed addresses; both must be high during TPA, and set according to this table during TPB to access the proper register.


CS/A _X	CS/A _Y	RD	WR	ACTION TAKEN		
1	0	0	1	READ Long Branch instruction and vector for highest priority unmasked interrupt pending.		
1	0	1	0	WRITE to Page Register		
0	1	1	0	WRITE to Control Register		
0	0	0	1	READ Status Register		
0	0	1	0	WRITE to Mask Register		
0	1	0	1	READ Polling Register (Used to identify INTERRUPT source if Polling technique rather than INTERRUPT service is used.)		
1	1	Х	х	Unused condition		

PIC Application Examples

Example 1 - Single PIC Application

Figure 2 shows all the connections required between CPU and PIC to handle eight levels of interrupt control.





Programming

Programming the PIC consists of the following steps:

- 1. Disable interrupt at CPU
- 2. Reset Master Interrupt Bit, B3, of Control Register.
- 3. Write a "1" into the Interrupt Input bit location of the Mask Register, if masking is desired.
- 4. Write the High-Order Address byte into the Page Register.
- 5. Write the Low-Order Address and the vector interval into the Control Register.
- 6. Program R(1) of the CPU to point to the PIC so that the Long Branch instruction can be read from the PIC during the Interrupt Service routine.

Values for Example 1 with LOCATION 84E0 arbitrarily chosen as the Vector Address with interval of eight bytes, $\overline{IR4}$ pending, is shown in Table 1.

In deriving the above addresses, all Don't Care bits are assumed to be 0.

When an INTERRUPT ($\overline{IR4}$) is received by the CPU, it will address the PIC and will branch to the interrupt service routine.

The three bytes generated by the PIC will be:

1st Byte = $C0_H$ 2nd Byte = 84_H 3rd Byte = $E0_H$

REGISTER	REGISTER ADDRESS	OPERATION	DATA BYTE	
MASK	E000H	WRITE	00 _H	
CONTROL	E040H	WRITE	CE _H	
PAGE	E080H	WRITE	84 _H	
STATUS	E000H	READ	10 _H	
POLLING	E040H	READ	E0 _H	
R(1) (IN CPU)	E080H	-	-	

TABLE 1. REGISTER ADDRESS VALUES

Example 2 - Multi-PIC Application

Figure 3 shows all the connections required between CPU and PIC's to handle sixteen levels of interrupt control.




FIGURE 3. PICs AND CPU CONNECTION DIAGRAM

Register Address Assignments

The low-byte register address for any WRITE or READ operation is the same as shown in Table 1.

The High-Byte register differs for each PIC because of the linear addressing technique shown in the example:

PIC 1 = 111XXX01 (E1_H for X = 0)

PIC 2 = 111XXX10 (E2_H for X = 0)

The R(1) vector address is unchanged. This address will select both PICs simultaneously (R(1). $1 = 111XXX00 = E0_H$). Internal CDP1877 logic controls which PIC will respond when an interrupt request is serviced.

Additional PIC Application Comments

The interval select options provide significant flexibility for interrupt routine memory allocations:

• The 2-byte interval allows one to dedicate a full page to interrupt servicing, with variable space between routines, by specifying indirect vectoring with 2-byte short branch instructions on the current page.

- The 4-byte interval allows for a 3-byte long branch to any location in memory where the interrupt service routine is located. The branch can be preceded by a Save Instruction to save previous contents of X and P on the stack.
- The 8-byte and 16-byte intervals allow enough space to perform a service routine without indirect vectoring. The amount of interval memory can be increased even further if all 8 INTERRUPTS are not required. Thus a 4-level interrupt system could use alternate IR Inputs, and expand the interval to 16 and 32 bytes, respectively.
- The 4 Chip Selects allow one to conserve total allotted memory space to the PIC. For one chip, a total of 4 address lines could be used to select the device, mapping it into as little as 4-K of memory space. Note that this selection technique is the only one that allows the PIC to work properly in the system: I/O mapping cannot be used because the PIC must work within the CDP1800 interrupt structure to define the vector address. Decoded signals also will not work because the chip selects must be valid on the trailing edge of TPA.

CDP1877, CDP1877C

			LIMITS						
	V _{DD} (V)	CDP1877			CDP1877C			1	
PARAMETER		MIN	(NOTE 1) TYP	МАХ	MIN	(NOTE 1) TYP	МАХ	UNITS	
Address to TPA Setup Time	t _{AS}	5	60	-	-	60	-	-	ns
		10	40	-	-	-	-	-	ns
Address to TPA Hold Time	t _{AH}	5	60	-	-	60	-	-	ns
		10	40	-	-	-	-	-	ns
Data Valid after TPB	t _{DTPB}	5	370	-	-	370	-	-	ns
		10	210	310	-	-	-	-	ns
Data Hold Time from Write	t _{HW}	5	30	-	-	30	-	-	ns
		10	40	-	-	-	-	-	ns
Address to Valid Data Access Time	t _{DR}	5	-	340	490	-	340	490	ns
		10	-	125	230	-	-	-	ns
Data Setup Time to Write	t _{DSU}	5	0	-	-	0	-	-	ns
		10	0	-	-	-	-	-	ns
Address Hold from TPB	t _{HTPB}	5	80	-	-	80	-	-	ns
		10	40	-	-	-	-	-	ns
Minimum MWR Pulse Width	t _{MWR}	5	130	-	-	130	-	-	ns
		10	60	-	-	-	-	-	ns
Minimum IR Pulse Width	t _{IRX}	5	130	-	-	130	-	-	ns
		10	60	-	-	-	-	-	ns

NOTE:

1. Typical values are for T_A = 25°C and V_{DD} ±5%.

