



Integrated Device Technology, Inc.

CMOS STATIC RAMS 64K (16K x 4-BIT) Separate Data Inputs and Outputs

IDT71981S/L
IDT71982S/L


FEATURES:

- Separate data inputs and outputs
- IDT71981S/L: outputs track inputs during write mode
- IDT71982S/L: high impedance outputs during write mode
- High speed (equal access and cycle time)
 - Military: 20/25/35/45/55/70/85ns (max.)
 - Commercial: 15/20/25/35ns (max.)
- Low power consumption
- Battery backup operation—2V data retention (L version only)
- High-density 28-pin hermetic and plastic DIP, 28-pin leadless chip carrier, and 28-pin SOJ
- Produced with advanced CMOS high-performance technology
- Inputs and outputs directly TTL-compatible
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT71981/IDT71982 are 65,536-bit high-speed static RAMs organized as 16K x 4. They are fabricated using IDT's high-performance, high-reliability technology—CMOS.

FUNCTIONAL BLOCK DIAGRAM



Access times as fast as 15ns are available. These circuits also offer a reduced power standby mode (Isb). When CS1 or CS2 goes high, the circuit will automatically go to, and remain in, this standby mode. In the ultra-low-power standby mode (Isb1), the devices consume less than 2.5mW, typically. This capability provides significant system-level power and cooling savings. The low-power (L) versions also offer a battery backup data retention capability where the circuit typically consumes only 30µW operating off a 2V battery.


All inputs and outputs of the IDT71981/IDT71982 are TTL-compatible and operate from a single 5V supply.

The IDT71981/IDT71982 are packaged in either a 28-pin, 300 mil hermetic DIP, 28-pin 300 mil plastic DIP, 28-pin SOJ, or 28-pin leadless chip carrier.


Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

IDT71981S/L, IDT71982S/L
CMOS STATIC RAM 64K (16K x 4-BIT)


PIN CONFIGURATIONS



DIP/SOJ
TOP VIEW



L28-2



CAPACITANCE (TA = +25°C)

Symbol	Parameter ⁽¹⁾
CIN	Input Capacitance
COU ⁽²⁾	Output Capacitance

NOTE:
1. This parameter is determined by device production tested.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

©1992 Integrated Device Technology, Inc.


6.7

ROPLA
ELEKTRONIK
Spółka z o.o.
53-011 Wrocław, ul. Wyścigowa 3
tel.(071) 339 72 29, fax 339 72 30
NIP 899-00-22-570, Regon 930272589

PIN CONFIGURATIONS



DIP/SOJ
TOP VIEW



LCC
TOP VIEW

PIN DESCRIPTIONS

Name	Description
A0-A13	Address Inputs
CS ₁ , CS ₂	Chip Selects
WE	Write Enable
OE	Output Enable
D0-D3	DATAin
Y0-Y3	DATAout
VCC	Power
GND	Ground

TRUTH TABLE⁽³⁾

Mode	CS ₁	CS ₂	WE	OE	Output	Power
Standby	H	X	X	X	High Z	Standby
Standby	X	H	X	X	High Z	Standby
Read	L	L	H	L	DOUT	Active
Write ⁽¹⁾	L	L	L	L	DIN	Active
Write ⁽¹⁾	L	L	L	H	High Z	Active
Write ⁽²⁾	L	L	L	X	High Z	Active
Read	L	L	H	H	High Z	Active

NOTES:

1. For IDT71981 only.
2. For IDT71982 only.
3. H = VIH, L = VIL, X = don't care.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	7	pF
COUT	Output Capacitance	VOUT = 0V	7	pF

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

6

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

1. V_{IL} (min.) = -3.0V for pulse width less than 20ns, once per cycle.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Military	-55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

DC ELECTRICAL CHARACTERISTICS

V_{CC} = 5.0V ± 10%

Symbol	Parameter	Test Condition	IDT71981/2S		IDT71981/2L		Unit
			Min.	Max.	Min.	Max.	
I _{IL}	Input Leakage Current	V _{CC} = Max., V _{IN} = GND to V _{CC}	MIL. COM'L.	— 10 5	— 5	— 5 2	μA
I _{OL}	Output Leakage Current	V _{CC} = Max., CS _{1,2} = V _{IH} , V _{OUT} = GND to V _{CC}	MIL. COM'L.	— 10 5	— 10 5	— 5 2	μA
V _{OL}	Output Low Voltage	I _{OL} = 10mA, V _{CC} = Min.		—	0.5	—	0.5
		I _{OL} = 8mA, V _{CC} = Min.		—	0.4	—	0.4
V _{OH}	Output High Voltage	I _{OH} = -4mA, V _{CC} = Min.		2.4	—	2.4	V

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

(V_{CC} = 5V ± 10%, V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V)

Symbol	Parameter	Power	71981/2S15 71981/2L15		71981/2S20 71981/2L20		71981/2S25 71981/2L25		71981/2S35 71981/2L35		71981/2S45 71981/2L45		71981/2S55/70 71981/2L55/70		71981/2S85 71981/2L85	
			Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.
I _{CC1}	Operating Power Supply Current CS _{1,2} = V _{IL} , Outputs Open V _{CC} = Max., f = 0 ⁽²⁾	S	100	—	100	105	100	105	100	105	—	105	—	105	—	105
		L	75	—	70	80	70	80	70	80	—	80	—	80	—	80
I _{CC2}	Dynamic Operating Current CS _{1,2} = V _{IL} , Outputs Open V _{CC} = Max., f = f _{MAX} ⁽²⁾	S	135	—	130	160	125	155	125	140	—	140	—	140	—	140
		L	125	—	115	130	105	125	105	115	—	110	—	110	—	105
I _{SB}	Standby Power Supply Current (TTL Level) CS _{1,2} ≥ V _{IH} , V _{CC} = Max., Outputs Open, f = f _{MAX} ⁽²⁾	S	60	—	55	70	50	60	45	50	—	50	—	50	—	50
		L	45	—	40	50	35	50	30	40	—	35	—	35	—	35
I _{SB1}	Full Standby Power Supply Current (CMOS Level) CS _{1,2} ≥ V _{HC} , V _{CC} = Max., V _{IN} ≥ V _{HC} or V _{IN} ≤ V _{LC} , f = 0 ⁽²⁾	S	20	—	15	25	15	20	15	20	—	20	—	20	—	20
		L	1.5	—	0.5	1.5	0.5	1.5	0.5	1.5	—	1.5	—	1.5	—	1.5

NOTES:

- All values are maximum guaranteed values.
- At f = f_{MAX} address and data inputs are cycling at the maximum frequency of read cycles of 1/t_{RC}. f = 0 means no input lines change.

DATA RATE
(L Version Only)

Symbol
V _{DR}
I _{CCDR}
t _{CDR} ⁽³⁾
t _R ⁽³⁾
I _{LI} ⁽³⁾

NOTES:

- T_A = +25°C
- t_{RC} = Read Cycle Time
- This parameter is not tested.

LOW V_{CC}

AC TEST

Input Pulse
Input Rise/Fall
Input Timing
Output Refresh
AC Test Load

NOTES:

- WE = Write Enable
- Device is in standby mode
- Address is constant
- CE = Chip Enable
- Transitions are as shown
- This parameter is not tested.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$

Symbol	Parameter	Test Condition	Min.	Typ. (1) Vcc @		Max. Vcc @		Unit
				2.0v	3.0V	2.0V	3.0V	
VDR	Vcc for Data Retention	—	2.0	—	—	—	—	V
ICCDR	Data Retention Current	MIL. COM'L.	—	10	15	600	900	μA
tCDR(3)	Chip Deselect to Data Retention Time	CS1 or CS2 $\geq V_{HC}$ VIN $\geq V_{HC}$ or $\leq V_{LC}$	0	—	—	—	—	ns
tR(3)	Operation Recovery Time	trc(2)	—	—	—	—	—	ns
IIL(3)	Input Leakage Current	—	—	—	—	2	2	μA

NOTES:

- TA = +25°C.
- trc = Read Cycle Time.
- This parameter is guaranteed by device characterization, but is not production tested.

LOW Vcc DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2




Figure 1. AC Test Load




Figure 2. AC Test Load
(for tCLZ1, 2, tOLZ, tCHZ1, 2, tOHZ, tOW and tWHZ)

*Includes scope and jig capacitances

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V ± 10%, All Temperature Ranges)

Symbol	Parameter	71981/2S15 ⁽¹⁾ /20		71981/2S25		71981/2S35/45 ⁽²⁾		71981/2S55 ⁽²⁾		71981/2S70 ⁽²⁾		71981/2S85 ⁽²⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle														
t _{RC}	Read Cycle Time	15/20	—	25	—	35/45	—	55	—	70	—	85	—	ns
t _{AA}	Address Access Time	—	15/19	—	25	—	35/45	—	55	—	70	—	85	ns
t _{ACS1,2}	Chip Select-1,2 Access Time ⁽³⁾	—	15/20	—	25	—	35/45	—	55	—	70	—	85	ns
t _{CLZ1,2}	Chip Select-1,2 to Output in Low-Z ⁽⁴⁾	5	—	5	—	5	—	5	—	5	—	5	—	ns
t _{OE}	Output Enable to Output Valid	—	8/9	—	11	—	20/25	—	35	—	45	—	55	ns
t _{OLZ}	Output Enable to Output in Low-Z ⁽⁴⁾	5	—	5	—	5	—	5	—	5	—	5	—	ns
t _{CHZ1,2}	Chip Select1,2 to Output in High-Z ⁽⁴⁾	—	7/8	—	10	—	4	—	20	—	25	—	30	ns
t _{OHZ}	Output Disable to Output in High-Z ⁽⁴⁾	—	7/8	—	9	—	15	—	20	—	25	—	30	ns
t _{OH}	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	5	—	ns
t _{PU}	Chip Select to Power-Up Time ⁽⁴⁾	0	—	0	—	0	—	0	—	0	—	0	—	ns
t _{PD}	Chip Deselect to Power-Down Time ⁽⁴⁾	—	15/20	—	25	—	35/45	—	55	—	70	—	85	ns

NOTES:

- 0° to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- Both chip selects must be active low for the device to be selected.
- This parameter is guaranteed by device characterization, but is not production tested.

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 1%, V_{IC} = 0.2V, V_{HC} = V_{CC} - 0.2V)

Symbol	Parameter	Power	71981/2S15		71981/2S25		71981/2S35/45		71981/2S55		71981/2S70		71981/2S85	
			Cap. μF	MB	Cap. μF	MB	Cap. μF	MB	Cap. μF	MB	Cap. μF	MB	Cap. μF	MB
I _{CC}	Operating Power Supply Current CS _{1,2} = V _{IL} , Outputs Open V _{CC} = Max, I = 0	S	100	—	100	105	—	—	—	—	—	—	—	—
I _{DC}	Dynamic Operating Current CS _{1,2} = V _{IL} , Outputs Open V _{CC} = Max, I = I _{MAX}	S	135	—	130	160	155	125	140	—	140	—	140	—
I _{SB}	Standby Power Supply Current (TTL Level) CS _{1,2} = V _{IL} , V _{CC} = Max Outputs = V _{OL}	S	80	—	55	70	50	60	45	60	—	50	—	50
I _{SB}	Standby Power Supply Current (CMOS Level) CS _{1,2} = V _{IL} , V _{CC} = Max Outputs = V _{OL}	S	45	—	40	50	35	50	30	40	—	35	—	35
I _{SB}	Full Standby Power CS _{1,2} = V _{IL} , V _{CC} = Max Outputs = V _{OL}	S	20	—	15	25	15	20	15	20	—	20	—	20
V _{OL}	Output Low Voltage	L	1.5	—	1.5	0.5	1.5	0.5	1.5	0.5	1.5	0.5	1.5	0.5

NOTES:

- All values are maximum guaranteed values.
- At I = I_{MAX} the maximum frequency of read cycles of 1/μs, f = 0 means no input line change.

TIMING W

Symbol	Parameter	Min.	Max.	Unit
t _{AA}	Address Access Time	—	15/19	ns
t _{ACS1,2}	Chip Select-1,2 Access Time	—	15/20	ns
t _{CLZ1,2}	Chip Select-1,2 to Output in Low-Z	5	—	ns
t _{OE}	Output Enable to Output Valid	—	8/9	ns
t _{OLZ}	Output Enable to Output in Low-Z	5	—	ns
t _{CHZ1,2}	Chip Select1,2 to Output in High-Z	—	7/8	ns
t _{OHZ}	Output Disable to Output in High-Z	—	7/8	ns
t _{OH}	Output Hold from Address Change	5	—	ns
t _{PU}	Chip Select to Power-Up Time	0	—	ns
t _{PD}	Chip Deselect to Power-Down Time	—	15/20	ns

TIMING WA

- WE is HIGH for
- Device is contin
- Address valid pro
- OE = V_{IL}
- Transition is mea
- This parameter is

DC TEST CONDITIONS


(V_{CC} = 5V ± 1%, V_{IC} = 0.2V, V_{HC} = V_{CC} - 0.2V)

Symbol	Parameter	Power	Cap. μF	MB	Cap. μF	MB	Cap. μF	MB	Cap. μF	MB	Cap. μF	MB	Cap. μF	MB
I _{CC}	Operating Power Supply Current	S	100	—	100	105	—	—	—	—	—	—	—	—
I _{DC}	Dynamic Operating Current	S	135	—	130	160	155	125	140	—	140	—	140	—
I _{SB}	Standby Power Supply Current (TTL Level)	S	80	—	55	70	50	60	45	60	—	50	—	50
I _{SB}	Standby Power Supply Current (CMOS Level)	S	45	—	40	50	35	50	30	40	—	35	—	35
I _{SB}	Full Standby Power	S	20	—	15	25	15	20	15	20	—	20	—	20
V _{OL}	Output Low Voltage	L	1.5	—	1.5	0.5	1.5	0.5	1.5	0.5	1.5	0.5	1.5	0.5


NOTES:

- WE is HIGH for
- Device is contin
- Address valid pro
- OE = V_{IL}
- Transition is mea
- This parameter is


TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)



- NOTES:**
1. WE is HIGH for READ cycle.
 2. Device is continuously selected, CS1 = VIL, CS2 = VIL.
 3. Address valid prior to or coincident with CS1 and/or CS2 transition low.
 4. OE = VIL.
 5. Transition is measured ±200mV from steady state voltage.
 6. This parameter is guaranteed by device characterization but is not production tested.

If the CS1 and/or CS2 low transition occurs simultaneously with or after the WE low transition, outputs remain in a high-impedance state.
 OE is continuously LOW (OE = VIL).
 Transition is measured ±200mV from steady state.
 For IDT71981 only.
 For IDT71982 only.
 DATAout = DATAin.


6

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, All Temperature Ranges)

Symbol	Parameter	71981/2S15 ⁽¹⁾ /20 71981/2L15 ⁽¹⁾ /20		71981/2S25 71981/2L25		71981/2S35/45 ⁽²⁾ 71981/2L35/45 ⁽²⁾		71981/2S55 ⁽²⁾ 71981/2L55 ⁽²⁾		71981/2S70 ⁽²⁾ 71981/2L70 ⁽²⁾		71981/2S85 ⁽²⁾ 71981/2L85 ⁽²⁾	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Write Cycle													
t _{WC}	Write Cycle Time	14/17	—	20	—	30/40	—	50	—	60	—	75	—
t _{CW1,2}	Chip Select to End of Write	14/17	—	20	—	25/35	—	50	—	60	—	75	—
t _{AW}	Address Valid to End of Write	14/17	—	20	—	25/35	—	50	—	60	—	75	—
t _{AS}	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	0	—
t _{WP}	Write Pulse Width	14/17	—	20	—	25/35	—	50	—	60	—	75	—
t _{WR1,2}	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	0	—
t _{WHZ}	Write Enable to Output in High Z ^(3,5)	—	5/6	—	7	—	10/15	—	25	—	30	—	40
t _{DW}	Data Valid to End of Write	10/10	—	13	—	15/20	—	25	—	30	—	35	—
t _{DH}	Data Hold Time	0	—	0	—	0	—	0	—	0	—	0	—
t _{OW}	Output Active from End of Write ^(3,5)	5	—	5	—	5	—	5	—	5	—	5	—
t _{IV}	Data Valid to Output Valid ^(3,4)	—	12/15	—	20	—	30/35	—	40	—	45	—	50
t _{WV}	Write Enable to Output Valid ^(3,4)	—	12/15	—	20	—	30/35	—	40	—	45	—	50

NOTES:


- 0° to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- This parameter is guaranteed by device characterization but is not production tested.
- For IDT71981S/L only.
- For IDT71982S/L only.



NOTES:


- WE or CS is...
- A write occur...
- tWR is measur...
- If the CS is...
- OE is continu...
- Transition is m...
- For IDT71981...
- For IDT71982...
- DATAOut = DA...

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING)⁽¹⁾



2988 drw 10

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)^(1, 5)




2988 drw 11

NOTES:

1. \overline{WE} or \overline{CS}_1 or \overline{CS}_2 must be HIGH during all address transitions.
2. A write occurs during the overlap (tWP) of a LOW \overline{WE} , a LOW \overline{CS}_1 and a low \overline{CS}_2 .
3. tWR is measured from the earlier of \overline{CS}_1 , \overline{CS}_2 or \overline{WE} going HIGH to the end of the write cycle.
4. If the \overline{CS}_1 and/or \overline{CS}_2 low transition occurs simultaneously with or after the \overline{WE} low transition, outputs remain in a high-impedance state.
5. OE is continuously LOW ($OE = V_L$).
6. Transition is measured $\pm 200mV$ from steady state.
7. For IDT71981 only.
8. For IDT71982 only.
9. DATAout = DATAin.

TIMING WAVEFORM OF WRITE CYCLE NO. 3 (WE CONTROLLED, OE LOW)^(1, 5)



2988 drw 12

NOTES:

1. WE or CS1 or CS2 must be HIGH during all address transitions.
2. A write occurs during the overlap (tWP) of a LOW WE, a low CS1 and a LOW CS2.
3. tWR is measured from the earlier of CS1, CS2 or WE going HIGH to the end of the write cycle.
4. If the CS1 and or CS2 low transition occurs simultaneously with or after the WE low transition, outputs remain in a high-impedance state.
5. OE is continuously LOW (OE = VIL).
6. Transition is measured ±200mV from steady state.
7. For IDT71981 only.
8. For IDT71982 only.
9. DATAout = DATAin.

ORDERING INFORMATION

IDT	XXXX	X	XX	XX	X	
	Device Type	Power	Speed	Package	Process/Temperature Range	
					Blank	Commercial (0°C to +70°C)
					B	Military (-55°C to +125°C) Compliant to MIL-STD-883, Class B
					D	300 mil CERDIP (D28-3)
					P	300 mil Plastic DIP (P28-2)
					L	Leadless Chip Carrier (L28-2)
					Y	300 mil Small Outline IC, J-Bend (SO28-5)
					15	Commercial Only
					20	
					25	
					35	
					45	
					55	
					70	Military Only
					70	
					85	
					S	Standard Power
					L	Low Power
					71981	64K (16K x 4-Bit)
					71982	64K (16K x 4-Bit) High Impedance Outputs

Speed in nanoseconds

2988 drw 13

Integr

FEATU

- High-
- Low p
- Battery
- Product
- Inputs
- Three-
- Availa
- 28-
- 32-
- Military

FUNCTION



The IDT logo is a registered

MILITARY AND

©1992 Integrated Device