

100307 Low Power Quint Exclusive OR/NOR Gate


General Description

The 100307 is monolithic quint exclusive-OR/NOR gate. The Function output is the wire-OR of all five exclusive-OR outputs. All inputs have 50 kΩ pull-down resistors.

Features

- Low Power Operation
- 2000V ESD protection
- Pin/function compatible with 100107
- Voltage compensated operating range = -4.2V to -5.7V
- Available to industrial grade temperature range
- Available to MIL-STD-883

Logic Symbol






TL/F/10582-1

Logic Equation

$$F = (D_{1a} \oplus D_{2a}) + (D_{1b} \oplus D_{2b}) + (D_{1c} \oplus D_{2c}) + (D_{1d} \oplus D_{2d}) + (D_{1e} \oplus D_{2e})$$

Pin Names	Description
D _{na} -D _{ne}	Data Inputs
F	Function Output
O _a -O _e	Data Outputs
\bar{O}_a - \bar{O}_e	Complementary Data Outputs

Connection Diagrams



Absolute Maximum Ratings

Above which the useful life may be impaired. (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature (T _{STG})	-65°C to +150°C
Maximum Junction Temperature (T _J)	
Ceramic	+175°C
Plastic	+150°C
V _{EE} Pin Potential to Ground Pin	-7.0V to +0.5V
Input Voltage (DC)	V _{EE} to +0.5V
Output Current (DC Output HIGH)	-50 mA
ESD (Note 2)	≥2000V

Note 1: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Recommended Operating Conditions

Case Temperature (T _C)	
Commercial	0°C to +85°C
Industrial	-40°C to +85°C
Military	-55°C to +125°C
Supply Voltage (V _{EE})	-5.7V to -4.2V

Commercial Version

DC Electrical Characteristics

V_{EE} = -4.2V to -5.7V, V_{CC} = V_{CCA} = GND, T_C = 0°C to +85°C (Note 3)

Symbol	Parameter	Min	Typ	Max	Units	Conditions	
V _{OH}	Output HIGH Voltage	-1025	-955	-870	mV	V _{IN} = V _{IH} (Max) or V _{IL} (Min)	Loading with 50Ω to -2.0V
V _{OL}	Output LOW Voltage	-1830	-1705	-1620	mV		
V _{OHC}	Output HIGH Voltage	-1035			mV	V _{IN} = V _{IH} (Min) or V _{IL} (Max)	Loading with 50Ω to -2.0V
V _{OLC}	Output LOW Voltage			-1610	mV		
V _{IH}	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal for All Inputs	
V _{IL}	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal for All Inputs	
I _{IL}	Input LOW Current	0.50			μA	V _{IN} = V _{IL} (Min)	
I _{IH}	Input HIGH Current D _{2a} -D _{2e} D _{1a} -D _{1e}			250 350	μA	V _{IN} = V _{IH} (Max)	
I _{EE}	Power Supply Current	-69	-43	-30	mA	Inputs Open	

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

DIP AC Electrical Characteristics

V_{EE} = -4.2V to -5.7V, V_{CC} = V_{CCA} = GND

Symbol	Parameter	T _C = 0°C		T _C = +25°C		T _C = +85°C		Units	Conditions
		Min	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay D _{2a} -D _{2e} to O, \bar{O}	0.55	1.90	0.55	1.80	0.55	1.90	ns	Figures 1 and 2
t _{PLH} t _{PHL}	Propagation Delay D _{1a} -D _{1e} to O, \bar{O}	0.55	1.70	0.55	1.60	0.55	1.70	ns	
t _{PLH} t _{PHL}	Propagation Delay Data to F	1.15	2.75	1.15	2.75	1.15	3.00	ns	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.35	1.20	0.35	1.20	0.35	1.20	ns	

Commercial Version (Continued)

SOIC, PCC and Cerpak AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay $D_{2a}-D_{2e}$ to O, \bar{O}	0.55	1.70	0.55	1.60	0.55	1.70	ns	Figures 1 and 2
t_{PLH} t_{PHL}	Propagation Delay $D_{1a}-D_{1e}$ to O, \bar{O}	0.55	1.50	0.55	1.40	0.55	1.50	ns	
t_{PLH} t_{PHL}	Propagation Delay Data to F	1.15	2.55	1.15	2.55	1.15	2.80	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.35	1.10	0.35	1.10	0.35	1.10	ns	

Industrial Version

PCC DC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$, $T_C = -40^\circ C$ to $+85^\circ C$ (Note 1)

Symbol	Parameter	$T_C = -40^\circ C$		$T_C = 0^\circ C$ to $+85^\circ C$		Units	Conditions	
		Min	Max	Min	Max			
V_{OH}	Output HIGH Voltage	-1085	-870	-1025	-870	mV	$V_{IN} = V_{IH(Max)}$ or $V_{IL(Min)}$	Loading with 50Ω to $-2.0V$
V_{OL}	Output LOW Voltage	-1830	-1575	-1830	-1620	mV		
V_{OHC}	Output HIGH Voltage	-1095		-1035		mV	$V_{IN} = V_{IH(Min)}$ or $V_{IL(Max)}$	Loading with 50Ω to $-2.0V$
V_{OLC}	Output LOW Voltage		-1565		-1610	mV		
V_{IH}	Input HIGH Voltage	-1170	-870	-1165	-870	mV	Guaranteed HIGH Signal for All Inputs	
V_{IL}	Input LOW Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW Signal for All Inputs	
I_{IL}	Input LOW Current	0.50		0.50		μA	$V_{IN} = V_{IL(Min)}$	
I_{IH}	Input HIGH Current $D_{2a}-D_{2e}$ $D_{1a}-D_{1e}$		250 350		250 350	μA	$V_{IN} = V_{IH(Max)}$	
I_{EE}	Power Supply Current	-69	-30	-69	-30	mA	Inputs Open	

Note 1: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

Industrial Version (Continued)

PCC AC Electrical Characteristics

$$V_{EE} = -4.2V \text{ to } -5.7V, V_{CC} = V_{CCA} = GND$$

Symbol	Parameter	$T_C = -40^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay $D_{2a}-D_{2e}$ to O, \bar{O}	0.45	1.70	0.55	1.60	0.55	1.70	ns	Figures 1 and 2
t_{PLH} t_{PHL}	Propagation Delay $D_{1a}-D_{1e}$ to O, \bar{O}	0.45	1.50	0.55	1.40	0.55	1.50	ns	
t_{PLH} t_{PHL}	Propagation Delay Data to F	1.05	2.55	1.15	2.55	1.15	2.80	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.35	1.10	0.35	1.10	0.35	1.10	ns	

Military Version

DC Electrical Characteristics

$$V_{EE} = -4.2V \text{ to } -5.7V, V_{CC} = V_{CCA} = GND, T_C = -55^\circ\text{C} \text{ to } +125^\circ\text{C}$$

Symbol	Parameter	Min	Max	Units	T_C	Conditions	Notes	
V_{OH}	Output HIGH Voltage	-1025	-870	mV	0°C to $+125^\circ\text{C}$	$V_{IN} = V_{IH}(\text{Max})$ or $V_{IL}(\text{Min})$	Loading with 50Ω to $-2.0V$	1, 2, 3
		-1085	-870	mV	-55°C			
V_{OL}	Output LOW Voltage	-1830	-1620	mV	0°C to $+125^\circ\text{C}$	$V_{IN} = V_{IH}(\text{Min})$ or $V_{IL}(\text{Max})$	Loading with 50Ω to $-2.0V$	1, 2, 3
		-1830	-1555	mV	-55°C			
V_{OHC}	Output HIGH Voltage	-1035		mV	0°C to $+125^\circ\text{C}$	$V_{IN} = V_{IH}(\text{Min})$ or $V_{IL}(\text{Max})$	Loading with 50Ω to $-2.0V$	1, 2, 3
		-1085		mV	-55°C			
V_{OLC}	Output LOW Voltage		-1610	mV	0°C to $+125^\circ\text{C}$	$V_{IN} = V_{IH}(\text{Min})$ or $V_{IL}(\text{Max})$	Loading with 50Ω to $-2.0V$	1, 2, 3
			-1555	mV	-55°C			
V_{IH}	Input HIGH Voltage	-1165	-870	mV	-55°C to $+125^\circ\text{C}$	Guaranteed HIGH Signal for All Inputs	1, 2, 3, 4	
V_{IL}	Input LOW Voltage	-1830	-1475	mV	-55°C to $+125^\circ\text{C}$	Guaranteed LOW Signal for All Inputs	1, 2, 3, 4	
I_{IL}	Input LOW Current	0.50		μA	-55°C to $+125^\circ\text{C}$	$V_{EE} = -4.2V$ $V_{IN} = V_{IL}(\text{Min})$	1, 2, 3	
I_{IH}	Input High Current $D_{2a}-D_{2e}$ $D_{1a}-D_{1e}$		250	μA	0°C to $+125^\circ\text{C}$	$V_{EE} = -5.7V$ $V_{IN} = V_{IH}(\text{Max})$	1, 2, 3	
			350	μA	-55°C			
I_{EE}	Power Supply Current	-75	-25	mA	-55°C to $+125^\circ\text{C}$	Inputs Open	1, 2, 3	

Note 1: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals -55°C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 2: Screen tested 100% on each device at -55°C , $+25^\circ\text{C}$, and $+125^\circ\text{C}$, Subgroups 1, 2, 3, 7, and 8.

Note 3: Sample tested (Method 5005, Table I) on each manufactured lot at -55°C , $+25^\circ\text{C}$, and $+125^\circ\text{C}$, Subgroups A1, 2, 3, 7, and 8.

Note 4: Guaranteed by applying specified input condition and testing V_{OH}/V_{OL} .

Military Version (Continued)

AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = -55^\circ C$		$T_C = +25^\circ C$		$T_C = +125^\circ C$		Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max			
t_{PLH} t_{PHL}	Propagation Delay $D_{2a}-D_{2e}$ to O, \bar{O}	0.30	2.10	0.40	1.90	0.40	2.40	ns	Figures 1 and 2	1, 2, 3
t_{PLH} t_{PHL}	Propagation Delay $D_{1a}-D_{1e}$ to O, \bar{O}	0.30	1.90	0.40	1.80	0.40	2.20	ns		
t_{PLH} t_{PHL}	Propagation Delay Data to F	0.80	2.90	0.90	2.80	0.90	3.40	ns		
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.20	1.70	0.30	1.60	0.20	1.70	ns		4


Note 1: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals $-55^\circ C$), then testing immediately after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 2: Screen tested 100% on each device at $+25^\circ C$ temperature only, Subgroup A9.

Note 3: Sample tested (Method 5005, Table I) on each mfg. lot at $+25^\circ C$, Subgroup A9, and at $+125^\circ C$ and $-55^\circ C$ temperatures, Subgroups A10 and A11.

Note 4: Not tested at $+25^\circ C$, $+125^\circ C$, and $-55^\circ C$ temperature (design characterization data).

Test Circuitry




Notes:

$V_{CC}, V_{CCA} = +2V$, $V_{EE} = -2.5V$
 $L1$ and $L2$ = equal length 50Ω impedance lines
 $R_T = 50\Omega$ terminator internal to scope
 Decoupling $0.1 \mu F$ from GND to V_{CC} and V_{EE}
 All unused outputs are loaded with 50Ω to GND
 C_L = Fixture and stray capacitance $\leq 3 pF$

TL/F/10582-5

FIGURE 1. AC Test Circuit

Switching Waveforms




TL/F/10582-6


FIGURE 2. Propagation Delay and Transition Times

Ordering Information


The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:



Physical Dimensions inches (millimeters)




24-Pin Ceramic Dual-In-Line Package (D)
NS Package Number J24E




24-Lead Molded Package (0.300" Wide) (S)
NS Package Number M24B

Physical Dimensions inches (millimeters) (Continued)




24-Lead Plastic Dual-In-Line Package (P)
NS Package Number N24E



28-Pin Plastic Leaded Chip Carrier (Q)
NS Package Number V28A

Physical Dimensions inches (millimeters) (Continued)

Lit. # 114903



W24B (REV D)

**24-Pin Quad Cerpak (F)
NS Package Number W24B**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
1111 West Bardin Road
Arlington, TX 76017
Tel: 1(800) 272-9959
Fax: 1(800) 737-7018

National Semiconductor Europe
Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
19th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.