

388-6009

The EF6809 is a revolutionary high-performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.

This third-generation addition to the 6800 Family has major architectural improvements which include additional registers, instructions, and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The EF6809 has the most complete set of addressing modes available on any 8-bit microprocessor today.

The EF6809 has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications.

#### EF6800 COMPATIBLE

- Hardware — Interfaces with All 6800 Peripherals
- Software — Upward Source Code Compatible Instruction Set and Addressing Modes

#### ARCHITECTURAL FEATURES

- Two 16-Bit Index Registers
- Two 16-Bit Indexable Stack Pointers
- Two 8-Bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

#### HARDWARE FEATURES

- On-Chip Oscillator (Crystal Frequency =  $4 \times E$ )
- DMA/BREQ Allows DMA Operation on Memory Refresh
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- MRDY Input Extends Data Access Times for Use with Slow Memory
- Interrupt Acknowledge Output Allows Vectoring by Devices
- Sync Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Inhibited After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use with Slower Memories
- Early Write Data for Dynamic Memories

#### SOFTWARE FEATURES


- 10 Addressing Modes
  - 6800 Upward Compatible Addressing Modes
  - Direct Addressing Anywhere in Memory Map
  - Long Relative Branches
  - Program Counter Relative
  - True Indirect Addressing
  - Expanded Indexed Addressing.
    - 0-, 5-, 8-, or 16-Bit Constant Offsets
    - 8- or 16-Bit Accumulator Offsets
    - Auto Increment/Decrement by 1 or 2
- Improved Stack Manipulation
- 1464 Instructions with Unique Addressing Modes
- 8 x 8 Unsigned Multiply
- 16-Bit Arithmetic
- Transfer, Exchange All Registers
- Push, Pull Any Registers or Any Set of Registers
- Load Effective Address

## HMOS

(HIGH DENSITY N-CHANNEL, SILICON-GATE)

### 8-BIT MICROPROCESSING UNIT

#### CASES





#### PIN ASSIGNMENT

VSS	1	40	HALT
NMI	2	39	XTAL
TAQ	3	38	EXTAL
FIRQ	4	37	RESET
BS	5	36	MPOW
BA	6	35	IO
VCC	7	34	IE
A0	8	33	DMA/BREQ
A1	9	32	RA/W
A2	10	31	IO0
A3	11	30	IO1
A4	12	29	IO2
A5	13	28	IO3
A6	14	27	IO4
A7	15	26	IO5
A8	16	25	IO6
A9	17	24	IO7
A10	18	23	IO8
A11	19	22	IO9
A12	20	21	IO10

NOVEMBER 1986 1/39


FIGURE 2 - EFG609 EXPANDED BLOCK DIAGRAM



### INDEX REGISTERS (X Y)

The index registers are used in indexed mode of address-  
ing. Then 16 bit addresses in this register takes part in the  
calculation of effective addresses. This indicates that for each  
pointer to data directly or near by, one index register can be used.  
constant or register offset. During some memory transfers, the  
contents of the index register are incremented or decremented  
to point to the next item of tabular type data. All pointer  
register consists of Y, U, S and L parts as index registers.

## CONDITION CODE REGISTER DESCRIPTION



### FIGURE 3 CONDITION CODE REGISTER FORMAT

The  $\mathcal{O}$  is the *empty* ring, and is usually, the *source* from the theory  $\mathbf{ALU}$ .  $\mathbf{C}$  is also used to represent a *semiring*, from which  $\mathbf{ALU}$  functions ( $\mathbf{AM}, \mathbf{MG}, \mathbf{SMB}, \mathbf{SMG}$ ) and is the

## PROGRAM COUNTER

The program counter is used by the microprocessor to point to the first byte of the address of the next instruction to be executed by the processor. Relative addressing is provided allowing the program counter to be used like an index register in some situations.

卷之三

$$C = 30 \text{ m}^2 \text{ for } DA, DS \\ 130 \text{ m}^2 \text{ for } DO, D7, E, O, \sqrt{W} \\ 90 \text{ m}^2 \text{ for } AD, A15, E, O, \sqrt{W}$$

**DIRECT PAGE REGISTER (DP)**  
The direct address register or the EF6809 serves to extend the direct addressing mode. The content of this register appears at the higher address outputs (A8/A5) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure 6502 compatibility, all bits of this register are cleared during processor reset.

PROGRAMMING MODEL

**PROGRAMMING MODEL**  
As shown in Figure 4, the EFG600 adds three registers to the set available in the EFG500. The added registers include a direct page register, the user stack pointer, and a second index register.


## ACCOMULATIONS (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16 bit accumulator. This is referred to as the D register, and is formed with the A register as the most significant byte.

IN4148  
or equiv.  
 $R_L = 2.2\text{k}$


### FIGURE 3 = R03 TIMING TEST LOAD



C = .35 m<sup>2</sup> for DA, DS  
 130 m<sup>2</sup> for DO, DZ, E, O, N/W  
 99 m<sup>2</sup> for AD, A/S, E, O, N/W

R = 11.7 m for DO, DZ  
 16.5 m for AD, A/S, E, O, N/W  
 24.0 m for A, S

FIGURE 9 -  $\overline{\text{IRQ}}$  AND  $\overline{\text{NMI}}$  INTERRUPT TIMING




NOTE: Waveform measurements for all inputs and outputs are specified at logic high = 2.0 V and logic low = 0.8 V unless otherwise specified.

\* E clock shown for reference only.

REF009

FIGURE 10 -  $\overline{\text{IRQ}}$  INTERRUPT TIMING



NOTE: Waveform measurements for all inputs and outputs are specified at logic high = 2.0 V and logic low = 0.8 V unless otherwise specified.  
\* E clock shown for reference only.

REF010

### Xtal, Extal

These inputs are used to control the on-chip oscillator to an external晶振 (resonant crystal). Alternatively, the internal oscillator may be used as an input for external timing by grounding Xtal. The internal oscillator frequency is four times the bus frequency. See Figure 7. Proper fit layout techniques should be observed in the layout of printed circuit boards.

### E, O

E is similar to the EF6800 bus timing signal phase 2. O is a quadrature clock signal which leads E. O has no parallel output. Addressing from the MPU will be valid with the leading edge of O. Data is latched on the falling edge of E. Timing for E and O is shown in Figure 11. Proper fit layout techniques should be observed in the layout of printed circuit boards.

### MHDY\*

This input control signal allows stretching of E and O to extend data access time. When MHDY is low, E and O may be stretched in integral multiples of quarter ( $\frac{1}{4}$ ) bus cycles, thus allowing interleaving of slow memory. As shown in Figure 12(a), during non valid memory accesses (DMA cycle), MHDY has no effect on stretching E and O, thus inhibiting slowing the processor during "don't care" bus accesses. MHDY may also be

used to stretch clocks (or slow memory) when bus control has been transferred to an external device through the use of TREADY and DMATRSTO.

### DMATRSTO\*

The DMATRSTO input provides a method of suspending execution and relinquishing the MPU bus for another use, as shown in Figure 13. Typical uses include DMA and dynamic memory refresh.


A low level on this pin will stop instruction execution at the end of the current cycle unless pre-empted by self-refresh. The MPU will acknowledge DMATRSTO by setting BA and BS to one. The requesting device will now have up to 15 bus cycles before the MPU retrieves the bus for self-refresh.

Self-refresh requires one bus cycle with a leading and trailing dead cycle. See Figure 14. The self-refresh counter is only cleared if DMATRSTO is inactive for two or more MPU cycles.

Typically, the DMA controller will request to use the bus by asserting DMATRSTO pin low on the leading edge of E. When the MPU replies by setting BA and BS to one, that cycle will be a dead cycle used to transfer bus master ship to the DMA controller.

If non memory addresses may be generated during any dead cycle by developing a system DMARUMA signal which is low in any cycle when BA has changed.

FIGURE 11 - E/O RELATIONSHIP



NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.



- The on board clock generator furnishes E and O to both the system and the MPU. When MHDY is pulled low, both the system clock and the internal MPU clock are disabled. Assertion of DATA/BITCO immediately stops the internal MPU clock while allowing the external system clock to run. i.e., release the bus to DMA controller. The internal MPU clock resumes operation after DATA/BITCO is released or after 16 bus cycles (16 DMA, two dead), whichever occurs first. While DATA/BITCO is asserted it is sometimes necessary to pull MHDY low to allow DMA to return slow memory (peripherals). As both MHDY and DATA/BITCO control the internal MPU clock, care must be exercised not to violate the maximum logic specification for MHDY or DATA/BITCO. Maximum logic during MHDY or DATA/BITCO is 16 ns.)

When BA goes low (either as a result of DMATRSTO = HIGH or MPU self refresh), the DMA device should be taken off the bus. Another bus cycle will elapse before the MPU re-acquires memory to allow transfer of bus master ship without contention.



### MPU OPERATION

During normal operation, the MPU fetches an instruction from memory and then executes the resulting function.

FIGURE 12 - MHDY TIMING AND SYNCHRONIZATION




This sequence begins after RESET and is generated indefinitely unless altered by a special instruction or hardware occurs. Software instructions that alter normal MPU operation are SWI, SWI2, SWI3, CWN, N11, and SYNC. An interrupt, INT1, or DMATRSTO can also alter the normal execution of instructions. Figure 15 illustrates the flowchart for the EF6809.

FIGURE 13 - TYPICAL DMA TIMING ( $t < 14$  CYCLES)FIGURE 14 - AUTO REFRESH DMA TIMING ( $t > 14$  CYCLES)  
(REVERSE CYCLE STEALING)

\* DMA/REQ is a signal which is deasserted automatically, but is a system requirement for DMA.  
NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.

FIGURE 15 - FLOWCHART FOR EF6809 INSTRUCTIONS



Note: Asserting **RESET** will result in entering the reset sequence from any point in the flowchart.



**ACCUMULATOR OFFSET INDEXED** — The mode is similar to constant offset indexed except that the two's complement value in one of the accumulators (A, B, or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by this addition. The positive wrinkles which accumulate in use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run time.

Some examples are:

```

LDA    B Y
      D,Y
LDA    B,X
      R,X

```

**AUTO INCREMENT/DECREMENT INDEXED** — In the auto increment addressing mode, the pointer register can index the addresses of the operand. Then, after the pointer register is used, it is incremented by one or two. The addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use at the address of the data. This use of auto decrement is similar to that of auto increment, but then, rather, etc., are scanned from high to low addresses. The size of the incremental/decrement can be either one or two to allow for tables of either 8 or 16 bit data in the arrested and is selectable by the programmer. The increment/decrement nature of these modes allows them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

```

LDA    X
      A,X
LDA    Y
      A,Y
LDA    Z
      A,Z
LDA    X + 1
      A,X+1
LDA    Y + 1
      A,Y+1
LDA    Z + 1
      A,Z+1
LDA    X - 1
      A,X-1
LDA    Y - 1
      A,Y-1
LDA    Z - 1
      A,Z-1

```

One should be taken in performing operations on 16 bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

```

SIX 0,X + 1 (X initialized to 0)

```

The desired result is to store zero in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

```

0 -temp   calculate the EA, temp is a holding register
X -temp   perform auto increment
X -temp   do store operation

```

**INDEXED INDIRECT** — All of the indexing modes, with the exception of auto increment/decrement by one or a 4 bit offset, may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the index register plus any offset. In the example below, the A, BC, accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

Before Execution  
 $X = XX$  (from card)  
 $X = \$1000$   
 $LDA 1\$10,X$  EA is now \$0100

\$0100      \$F1  
\$011      \$50  
\$AA  
\$AA  
After Execution  
A = \$AA Actual Data Loaded  
X = \$F000

All modes of indexed indirect are included except those which are meaningful, i.e., 9. Auto increment/decrement by one indirect. Some examples of indexed indirect are:

```

LDA    I,XI
LDO    I,0,SI
LDA    I,B,YI
LDO    I,X + 1

```


**RELATIVE ADDRESSING**

The byte following the branch opcode is label treated as a signed offset which may be added to the program counter if the branch condition is true, then the calculated address is pushed or pulled into the program counter. If the PC + signed offset is loaded into the program counter program execution continues at the new location as indicated by the PC. Short long byte offset and long two bytes offset relative addressing modes are available. All of memory can be reached in long relative addressing as no effective address is interpreted modulo 2<sup>16</sup>. Some examples of relative addressing are:

```

BEO    CAT
CAT    DOG
LBO    RAT
LBT    RABBIT
      (short)
      (long)
      (long)
      (long)

```



Stacking Order  
Push Order  
Pull Order

MSG1      FCC      MESSAGE

This sample program prints "MESSAGE". By writing

the PC, the assembler computes the distance between

the present address and MSG1. This result is placed as a

constant into the LEAX instruction which will be made

from the PC while at the time of execution. No matter where

the code is located when it is executed, the computer will

get the absolute address of MSG1 into the X

pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal

holding register (temp). Care must be exercised when using

the LEA instructions with the auto increment and auto

decrement addressing modes due to the structure of internal

operations. The LEA internal sequence is outlined as follows:

LEAx,b+ (any of the 16 bit pointer registers X, Y,

U, or S may be substituted for a and b)

1. b → temp

  Calculate the (A)

2. b + 1 → b

  Modify b, postincrement

3. temp → a

  Load a

Translating Relative  
Source      Destination  
Register Field

000 + D, A, M      1000 - A  
001 + Y      1010 - B  
011 + U      1011 - C,CN  
0100 - S      0101 - RC

## INSTRUCTION SET

Translating Relative  
Source      Destination  
Register Field

Registers As Well As Adds

The instruction set of the EF6009 is similar to that of the 6000 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes with different addressing modes has risen from 197 to 1964.

Some of the new instructions are described in detail below.

**PSHUS/PSHS**

The push instructions have the capability of pushing onto either the hardware stack (\$1) or user stack (\$0) any single register or set of registers with a single instruction.

**PUSH/PULL**

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual push/pull sequence is used, each bit defining a unique register to push or pull, as shown below.

LEAX/LEAV/LA/EAL/EAS

The LEA (load effective address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3 and Table 4.

The LEA instruction also allows the user to access data

and bytes in a location independent manner. For example

LEAX MSG1, PC,R1

(DSN PRINT message routine)

MSG1, PC,R1

MSGS (PRINT message routine)

MESSAGE

This sample program prints "MESSAGE". By writing

the PC, the assembler computes the distance between

the present address and MSG1. This result is placed as a

constant into the LEA instruction which will be made

from the PC while at the time of execution. No matter where

the code is located when it is executed, the computer will

get the absolute address of MSG1 into the X

pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal

holding register (temp). Care must be exercised when using

the LEA instructions with the auto increment and auto

decrement addressing modes due to the structure of internal

operations. The LEA internal sequence is outlined as follows:

LEAx,b+ (any of the 16 bit pointer registers X, Y,

U, or S may be substituted for a and b)

1. b → temp

  Calculate the (A)

2. b + 1 → b

  Modify b, postincrement

3. temp → a

  Load a

  Registers As Well As Adds

**PROGRAM COUNTER RELATIVE** — The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the program counter. Examples are:

LDA CAT, PC,R1

LEAX TABLE, PC,R1

Since program counter relative is a type of indexing, an additional level of indirection is available.

**TABLE 3 - LEX EXAMPLES**

Instruction	Operation	Comment
LEAX 10,X	Adds 5-Bit Constant 10 to X	
LEAX 500,X	Adds 8-Bit Constant 500 to X	
LEAY A,Y	Adds 8-Bit Accumulator to Y	
LEAY D,Y	Adds 16-Bit Accumulator to Y	
LEAU -10,U	Subtracts 10 from U	
LEAS -10,S	Subtracts 10 from S	
LEAS 10,S	Used to Reserve Area on Stack	
LEAX 5,S	Used to 'Clean Up' Stack	
LEAX 5,S	Registers As Well As Adds	

Auto increment by two and auto decrement by two instruction work similarly. Note that  $\text{LEAX} \cdot X\leftarrow$  does not change  $X$ , however,  $\text{LEAX}, -X$  does decrement.  $\text{LEAX} \cdot X$  should be used to increment  $X$  by one.

### MUL

Multiples the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16 bit D accumulator. The unsigned multiply also allows multiple precision multiplications.

### LONG AND SHORT RELATIVE BRANCHES

The EF6009 has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16 bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64K memory map. Position independent code can be easily generated through the use of relative branching. Both short (8 bit) and long (16 bit) branches are available.

### SYNC

After encountering a sync instruction, the MPU enters a sync state, stops processing instructions, and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (INTO, INTQ), with its mask bit 0 or 1 set, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since INTO and INTQ are not edge triggered, a low level with a minimum duration of four bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (INTO, INTQ) with its mask bit 0 or 1 set, the processor will clear the sync state and continue processing by executing the next in-line instruction. Figure 17 depicts sync timing.

### SOFWARE INTERRUPTS

A software interrupt is an instruction which will cause an interrupt and its associated vector fetch. These software interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three events of SWI are available on the EF6009, and are prioritized in the following order: SWI, SWI2, SWI3.

### 16 BIT OPERATION

The EF6009 has the capability of processing 16 bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes, and pulls.

### CYCLE-BY-CYCLE OPERATION

The address bus cycle by cycle performance chart (Figure 18) illustrates the memory access sequence corresponding to each possible instruction and addressing mode in the EF6009. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. Most instructions will use their next byte, so this technique considerably speeds throughput. In fact, the operation of each opcode will follow the waveform  $\overline{\text{VNA}}$  is an indication of FFFF<sub>16</sub> on the address bus,  $\overline{\text{R/W}} = 1$  and  $\overline{\text{BS}} = 0$ . The following examples illustrate the use of the chart.

Example 1: LBSH Branch Taken Before Execution SP = F000

5000	LBSH	CAT
•	•	•
•	•	•
•	•	•

### CYCLE-BY-CYCLE FLOW

Cycle #	Address	Date	R/W	Description
1	FF00	11	-	Opcode Fetch
2	0001	20	-	Offset High Byte
3	0002	00	-	Offset Low Byte
4	FFFF	-	-	VNA Cycle
5	FFFF	-	-	VNA Cycle
6	0000	-	-	Commuted Branch Address
7	FFFF	-	-	VNA Cycle
8	00	0	-	Sync High Order Byte of Return Address
9	1FFF	01	0	Sync Low Order Byte of Return Address

Example 2: DEC (Extended)

50000	DEC	\$A000
•	•	•
•	•	•

### CYCLE-BY-CYCLE FLOW

Cycle #	Address	Date	R/W	Description
1	8000	7A	-	Opcode Fetch
2	8001	A0	-	Oneand Address, High Byte
3	8002	00	-	Oneand Address, Low Byte
4	FFFF	-	-	VNA Cycle
5	AC00	00	-	Read the Date
6	FFF	-	-	VNA Cycle
7	AC00	7F	0	Store the Documented Data

\* The data bus has the data at that particular address.

### INSTRUCTION SET TABLES

The instructions of the EF6009 have been broken down into five different categories. They are as follows:


- 8 bit operation (Table 4)
- 16 bit operation (Table 5)
- Index register/stack pointer instructions (Table 6)
- Relative branches (long or short) (Table 7)
- Miscellaneous instructions (Table 8)

Hexadecimal values for the instructions are given in Table 9.

### PROGRAMMING AID

Figure 19 contains a compilation of data that will assist in programming the EF6009.

FIGURE 17 - SYNC TIMING



### NOTES

1. If the associated mask bit is set when the interrupt is requested, this cycle will be an instruction fetch from address location PC + 1. However, if the interrupt is accepted (NMI or unmasked IRQ or IRQ1) interrupt processing continues with this cycle as shown in Figures 9 and 10 (Interrupt Timing).
2. If mask bits are clear, IRQ and IRQ1 must be held low for three cycles to guarantee interrupt to be taken, although only one cycle is necessary to bring the processor out of SYNC.
3. Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.

FIGURE 18 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 1 of 9)




FIGURE 18 – CYCLE-BY-CYCLE PERFORMANCE (Shot 2 of 9)




FIGURE 18 - CYCLE BY CYCLE PERFORMANCE (Sheet 3 of 8)





FIGURE 18 - CYCLE BY CYCLE PERFORMANCE (Sheet 4 of 8)



**FIGURE 10 – CYCLE-BY-CYCLE PERFORMANCE (Sheet 5 of 8)**




FIGURE 10 - CYCLE TIME CYCLE PERFORMANCE SUMMARY






FIGURE 18 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 7 of 9)



**Constant Offset from R:**

- No Offset:** EA = PC + R Dir Offset
- 5 Bit Offset:** EA = PC + R Dir Offset + I<sub>A</sub>
- 8 Bit Offset:** EA = PC + R Dir Offset + I<sub>A</sub> + Post Byte
- 16 Bit Offset:** EA = PC + R Dir Offset + I<sub>A</sub> + Post Byte + Low Byte

**Accumulator Offset from R:**

- A Register Offset:** EA = PC + R Dir Offset + A Register Offset
- B Register Offset:** EA = PC + R Dir Offset + B Register Offset
- D Register Offset:** EA = PC + R Dir Offset + D Register Offset

**Auto Increment/Decrement R:**

- Increment by 1:** EA = PC + R Dir Offset + I<sub>A</sub> + Post Byte
- Decrement by 1:** EA = PC + R Dir Offset + I<sub>A</sub> - 1 + Post Byte
- Decrement by 2:** EA = PC + R Dir Offset + I<sub>A</sub> - 2 + Post Byte

**Index Registers:**

- I<sub>A</sub>:** Index Register
- I<sub>A</sub> + 1:** Index Register + Post Byte
- I<sub>A</sub> + 2:** Index Register + Post Byte + Low Byte

**Offset:**

- Constant Offset from PC:** EA = PC + R Dir Offset + Constant Offset
- 8 Bit Offset:** EA = PC + R Dir Offset + 8 Bit Offset
- 16 Bit Offset:** EA = PC + R Dir Offset + 16 Bit Offset

**Program Counter:** EA = PC + R Dir Offset

**Address High Byte Address Low Byte:** EA = PC + R Dir Offset + I<sub>A</sub> + Post Byte

**Direct Page Register Address Low:** EA = PC + R Dir Offset + I<sub>A</sub> + Post Byte + Low Byte

**Address High Byte Address Low Byte:** EA = PC + R Dir Offset + I<sub>A</sub> + Post Byte + High Byte

**Lextended Indirect**  
**16 bit Offset**  
**16 bit Address**

\* The index register is incremented following the indexed access



TABLE 6 - INDEX REGISTER/STACK POINTED INSTRUCTIONS

Instruction		Description	
CNS	LNU	Compare memory from stack pointer	
CMPX	CMPY	Compare memory from write register	
INC	R12	Load memory U, X, Y, Z, H or PC, write U, X, Y, Z, U or PC	
INC	1AU	Load effective address into stack pointer	
INC	1AY	Load effective address into write register	
INC	10U	Load stack pointer from memory	
PSIS		Load index register from memory	
PSIU		Push A, B, C, D, X, Y, Z, S or PC onto hardware stack	
PSIU		Push A, B, C, D, X, Y, Z, S or PC onto user stack	
MUL		Push A, B, C, D, U, X, Y, U or PC from hardware stack	
MUL		Push A, B, C, D, U, X, Y, S or PC from hardware stack	
ST	S, SU	Store stack pointer to memory	
ST	S1, SY	Store index register to memory	
TRN	RI, R2	Transition D, X, Y, S or PC to U, X, Y, S, U or PC	
A&R		With # accumulation in X (unspecified)	

TABLE 7 - BRANCH INSTRUCTIONS

Instruction		Description	
SIMPLE BRANCHES			
BLT, LBL		Branch if result	
BLT, LBN		Branch if not result	
BLT, LBN		Branch if minus	
BLT, LBN		Branch if plus	
BLT, LBS		Branch if carry set	
BLC, BCC		Branch carry clear	
BVS, LBS		Branch if carry set	
BVC, LVC		Branch if overflow set	
SIGNED BRANCHES			
BLT, LBT		Branch if greater (signed)	
BVS, LBS		Branch if greater than complement (signed)	
BLT, LBT		Branch if greater than or equal (signed)	
BLT, LBT		Branch if equal	
BLT, LBT		Branch if not equal	
BVC, LVC		Branch if less than or equal (signed)	
BLT, LBT		Branch if less than (signed)	
UNSIGNED BRANCHES			
BLT, LBU		Branch if higher (unsigned)	
BCC, LBC		Branch if higher or same (unsigned)	
BLT, LBU		Branch if higher or same (unsigned)	
BLT, LBU		Branch if result	
BLT, LBU		Branch if not result	
BLT, LBU		Branch if lower (unsigned)	
OTHER BRANCHES			
BLT, LBSN		Branch to subroutine	
BLN, LBN		Branch always	
BLN, LBN		Branch never	

TABLE 8 - MISCELLANEOUS INSTRUCTIONS

Instruction		Description	
ANDCC		AND condition code register	
CVAN		AND condition code register, then wait for minimum	
NOP		No operation	
ORCC		OR condition code register	
JMP		Jump	
JMP		Jump to subroutine	
RET		Return from subroutine	
RTS		Return from subroutine	
SYNC	SYN1, SYN2	Software interrupt (bit clearing and set)	
SYNC		Synchronize with interrupt line	

TABLE 9 - HEXADECIMAL VALUES OF MACHINE CODES

OP	Mem	Mode	-	I	OP	Mem	Mode	-	I
00	NEG	Direct	6	7	30	LEAX	Indirect	4	70
01	*		31	LEAS	Indirect	4	71	*	71
07	*		32	LEAV	Indirect	4	72	*	72
04	COM	6	2	34	PSIS	Immed	5	73	LSN
05	*		35	PULL	Immed	5	74	*	74
06	ROT	6	2	36	PSIU	Immed	5	75	ROT
07	AST	6	2	37	PULL	Immed	5	76	ASN
08	AST, LSL	6	2	*	*	*	*	77	ASL, LSL
09	ROL	6	2	38	RLIS	Immed	5	78	ROL
0A	DEC	6	2	39	ABX	Indirect	3	79	DEC
0B	*		40	ABY	Indirect	3	80	*	80
0C	INC	6	2	41	CWAI	Indirect	2	81	INC
0D	*		42	MUL	Indirect	1	82	*	82
0E	JMP	DF	6	2	JE	SWI	Indirect	1	83
0F	CIN	Direct	6	2	JE	SWI	Indirect	1	84
10	Page 2	-	-	-	40	NEGA	Indirect	2	1
11	Page 3	-	-	-	41	*	Indirect	2	11
12	NOP	-	-	-	42	*	Indirect	2	12
13	SYNC	-	-	-	43	COMA	Indirect	2	13
14	*	-	-	-	44	ISRA	Indirect	2	14
15	*	-	-	-	45	*	Indirect	2	15
16	UNRA	Relative	5	3	46	ROMA	Indirect	2	16
17	UNRS	Relative	9	3	47	ASMA	Indirect	2	17
18	DAV	4M	ASLA, ISLA	2	48	ROMA	Indirect	2	18
19	DATA	Immmed	3	7	49	ROMA	Indirect	2	19
1A	DRCC	4B	DCRA	2	50	DEC	Indirect	1	1A
1B	*	-	-	-	51	*	Indirect	1	1B
1C	ANDCC	4C	INCA	2	52	RC	Indirect	1	1C
1D	SEX	4D	TSTA	2	53	INC	Indirect	1	1D
1E	EXG	4E	TDIA	2	54	TSTI	Indirect	1	1E
1F	TRN	4F	CLRA	2	55	JMP	Indirect	1	1F
20	BRNA	Relative	3	2	56	NEGB	Indirect	2	20
21	BRNN	Relative	3	2	57	*	Indirect	2	21
22	BH	3	58	COMB	Indirect	2	22	*	22
23	BHS	3	59	LSRB	Indirect	2	23	*	23
24	BLIS, BCC	3	60	*	61	SBRA	Indirect	2	24
25	BLO, BCS	3	61	*	62	SBCK	Indirect	2	25
26	BNE	3	62	*	63	SUBA	Indirect	4	26
27	BEO	3	64	*	64	ANDA	Indirect	4	27
28	BVC	3	65	*	65	NOTA	Indirect	2	28
29	BVS	3	66	*	66	ORA	Indirect	2	29
2A	BPL	3	67	*	67	ANDA	Indirect	2	2A
2B	BMI	3	68	*	68	ADD	Indirect	2	2B
2C	BGE	3	69	*	69	CMRX	Indirect	2	2C
2D	BLT	3	70	*	70	BSN	Indirect	2	2D
2E	BGT	3	71	*	71	SLDX	Indirect	2	2E
2F	BLE	3	72	*	72	*	Indirect	2	2F

LEGEND: - Number of MPU cycles (less possible push pull or mode mode cycles)

# Number of program bytes

Denotes unused opcode

TABLE 9 - HEXADECIMAL VALUES OF MACHINE CODES (CONTINUED)

Op.	Name	Mode	I	Op.	Name	Mode	I	Op.	Name	Mode	I		
R1	SUBA	Indirect	4	C0	SUMB	Indirect	2	A0	SUMB	Indirect	2		
R2	CURA	Indirect	4	C1	CMPD	Indirect	2	A1	CMPD	Indirect	2		
R3	SUBD	Indirect	4	C2	SBLB	Indirect	2	A2	SBLB	Indirect	2		
R4	ANDA	Indirect	4	C3	ADDI	Indirect	2	A3	ADDI	Indirect	2		
R5	ORIA	Indirect	4	C4	ANDD	Indirect	2	A4	ORIA	Indirect	2		
R6	LDIA	Indirect	4	C5	B1B	Indirect	2	A5	LDIA	Indirect	2		
R7	S1A	Indirect	4	C6	LDB	Indirect	2	A6	S1A	Indirect	2		
R8	LONA	Indirect	4	C7	TORG	Indirect	2	A7	LONA	Indirect	2		
R9	ANDL	Indirect	4	C8	ADCI	Indirect	2	A8	ANDL	Indirect	2		
R10	ORLA	Indirect	4	C9	ONIA	Indirect	2	A9	ORLA	Indirect	2		
R11	ADDA	Indirect	4	CA	ONIA	Indirect	2	AA	ADDA	Indirect	2		
R12	ADDB	Indirect	4	CB	UDB	Indirect	2	AB	ADDB	Indirect	2		
R13	CURB	Indirect	4	CC	UDD	Indirect	2	AC	CURB	Indirect	2		
R14	JSR	Indirect	5	CD	UDU	Indirect	3	AD	JSR	Indirect	5		
R15	LDX	Indirect	5	CE	UDU	Indirect	3	AE	LDX	Indirect	5		
R16	SIX	Indirect	5	CF				AF	SIX	Indirect	5		
R17	SUBA	Direct	4	D0	SUMB	Direct	4	BF	SUBB	Direct	4		
R18	CURA	Direct	4	D1	CMPB	Direct	4	CF	TOF	Direct	2		
R19	SUBD	Direct	4	D2	SBLB	Direct	4	DF	TOF	Direct	2		
R20	ANDA	Direct	4	D3	ADDI	Direct	4	EF	SWIZ	Direct	2		
R21	ANIA	Direct	4	D4	ANDD	Direct	4	FF	CMRD	Direct	4		
R22	ORIA	Direct	4	D5	ICM	Direct	4	00	CMRS	Direct	4		
R23	LDIA	Direct	4	D6	LDIA	Direct	4	01	RC	CMRU	Direct	4	
R24	S1A	Direct	4	D7	LDIA	Direct	4	02	93	RC	RC	Direct	4
R25	TONA	Direct	4	D8	TONA	Direct	4	03	11	RC	RC	Direct	4
R26	ADCA	Direct	4	D9	ADCA	Direct	4	04	11	RC	RC	Direct	4
R27	ONIA	Direct	4	DA	ONIA	Direct	4	05	11	RC	RC	Direct	4
R28	ADDA	Direct	4	DB	ADDA	Direct	4	06	11	RC	RC	Direct	4
R29	ADDI	Direct	4	DC	ADDI	Direct	4	07	10	RC	RC	Direct	4
R30	CURB	Direct	4	DD	UDB	Direct	4	08	10	RC	RC	Direct	4
R31	JSR	Direct	5	DE	UDU	Direct	5	09	10	RC	RC	Direct	4
R32	LDX	Direct	5	DF	UDU	Direct	5	0A	10	RC	RC	Direct	4
R33	SIX	Direct	5	0B				0B	10	RC	RC	Direct	4
R34	SUBA	Extended	5	E1	CMPB	Extended	4	0C	TOBE	Extended	4		
R35	CURA	Extended	5	E2	SBLB	Extended	4	0D	TOCE	Extended	4		
R36	SUBD	Extended	5	E3	ADDI	Extended	4	0E	TODE	Extended	4		
R37	ANDA	Extended	5	E4	ANDD	Extended	4	0F	STIS	Extended	4		
R38	ORIA	Extended	5	E5	ICM	Extended	4	10	TOEE	Extended	4		
R39	LDIA	Extended	5	E6	LDIA	Extended	4	11	TOFI	Extended	4		
R40	S1A	Extended	5	E7	LDIA	Extended	4	12	TOFF	Extended	4		
R41	TONA	Extended	5	E8	TONB	Extended	4	13	STIS	Extended	4		
R42	ADCA	Extended	5	E9	ADCB	Extended	4	14	TOEE	Extended	4		
R43	ONIA	Extended	5	EA	ONIB	Extended	4	15	TOFI	Extended	4		
R44	ADDB	Extended	5	EB	ADDB	Extended	4	16	STIS	Extended	4		
R45	CURB	Extended	5	EC	UDB	Extended	4	17	TOFF	Extended	4		
R46	JSR	Extended	5	ED	UDU	Extended	4	18	STIS	Extended	4		
R47	LDX	Extended	5	EE	UDU	Extended	4	19	TOEE	Extended	4		
R48	SIX	Extended	5	EF	UDU	Extended	4	1A	TOFI	Extended	4		
R49	SUBB	Extended	5	F1	CMPB	Extended	5	1B	TOBE	Extended	4		
R50	CURB	Extended	5	F2	SBLB	Extended	5	1C	TOCE	Extended	4		
R51	JSR	Extended	5	F3	ADDI	Extended	5	1D	TODE	Extended	4		
R52	ADDB	Extended	5	F4	ANDD	Extended	5	1E	STIS	Extended	4		
R53	CURB	Extended	5	F5	ICM	Extended	5	1F	TOEE	Extended	4		
R54	JSR	Extended	5	F6	UDB	Extended	5	20	TOFI	Extended	4		
R55	SIX	Extended	5	21	UDU	Extended	5	21	STIS	Extended	4		
R56	SUBB	Extended	5	22	CMPB	Extended	5	22	TOEE	Extended	4		
R57	CURB	Extended	5	23	SBLB	Extended	5	23	TOFI	Extended	4		
R58	JSR	Extended	5	24	ADDI	Extended	5	24	STIS	Extended	4		
R59	ADDB	Extended	5	25	ANDD	Extended	5	25	TOEE	Extended	4		
R60	CURB	Extended	5	26	ICM	Extended	5	26	TOFI	Extended	4		
R61	JSR	Extended	5	27	UDB	Extended	5	27	STIS	Extended	4		
R62	SIX	Extended	5	28	UDU	Extended	5	28	TOEE	Extended	4		
R63	SUBB	Extended	5	29	CMPB	Extended	5	29	TOFI	Extended	4		
R64	CURB	Extended	5	2A	SBLB	Extended	5	2A	STIS	Extended	4		
R65	JSR	Extended	5	2B	ADDI	Extended	5	2B	TOEE	Extended	4		
R66	ADDB	Extended	5	2C	ANDD	Extended	5	2C	TOFI	Extended	4		
R67	CURB	Extended	5	2D	ICM	Extended	5	2D	STIS	Extended	4		
R68	JSR	Extended	5	2E	UDB	Extended	5	2E	TOEE	Extended	4		
R69	SIX	Extended	5	2F	UDU	Extended	5	2F	TOFI	Extended	4		

Note: All undefined opcodes are both undefined and illegal.

FIGURE 19 - PROGRAMMING AID




Op.	Name	Complement of M	I	Op.	Name	Complement of M	I	Op.	Name	Complement of M	I
OP	Operation Code (Hexadecimal)	-	-	0P	Op.	-	-	0P	Op.	-	-
-	Number of MUX Cycles	H	-	-	MUX	H	-	-	CC	Condition Code Register	-
-	Number of Program Bytes	N	-	-	NEG	N	-	-	NC	Not Allocated	-
+	Arithmetic Plus	Z	-	+	ZERO	Z	-	+	NC	Not Allocated	-
*	Arithmetic Minus	V	-	*	OVERFLOW	V	-	*	NC	Not Allocated	-
*	Multiply	C	-	*	COMPLEMENT	C	-	*	NC	Not Allocated	-
4	Logical Exclusive OR	4	-	4	TEST AND SET IF TRUE, CLEAR IF FALSE	4	-	4	TC	Test and set if true, cleared otherwise	-
5	Translational Shift Left	5	-	5	TEST AND SET IF FALSE, CLEAR IF TRUE	5	-	5	TF	Not Allocated	-
6	Extended	6	-	6	TEST AND SET IF EQUAL, CLEAR IF NOT EQUAL	6	-	6	TE	Condition Code Register	-
7	Extended	7	-	7	TEST AND SET IF NOT EQUAL, CLEAR IF EQUAL	7	-	7	NE	Not Equal	-
8	Extended	8	-	8	TEST AND SET IF LESS THAN, CLEAR IF NOT LESS THAN	8	-	8	LT	Less Than	-
9	Extended	9	-	9	TEST AND SET IF NOT LESS THAN, CLEAR IF LESS THAN	9	-	9	GT	Greater Than	-
10	Extended	10	-	10	TEST AND SET IF LESS THAN OR EQUAL, CLEAR IF NOT LESS THAN OR EQUAL	10	-	10	LE	Less Than or Equal	-
11	Extended	11	-	11	TEST AND SET IF NOT LESS THAN OR EQUAL, CLEAR IF LESS THAN OR EQUAL	11	-	11	GE	Greater Than or Equal	-
12	Extended	12	-	12	TEST AND SET IF GREATER THAN, CLEAR IF NOT GREATER THAN	12	-	12	LT	Less Than	-
13	Extended	13	-	13	TEST AND SET IF NOT GREATER THAN, CLEAR IF GREATER THAN	13	-	13	GT	Greater Than	-
14	Extended	14	-	14	TEST AND SET IF GREATER THAN OR EQUAL, CLEAR IF NOT GREATER THAN OR EQUAL	14	-	14	LE	Less Than or Equal	-
15	Extended	15	-	15	TEST AND SET IF NOT GREATER THAN OR EQUAL, CLEAR IF GREATER THAN OR EQUAL	15	-	15	GE	Greater Than or Equal	-
16	Extended	16	-	16	TEST AND SET IF EQUAL, CLEAR IF NOT EQUAL	16	-	16	EQ	Equal	-
17	Extended	17	-	17	TEST AND SET IF NOT EQUAL, CLEAR IF EQUAL	17	-	17	NEQ	Not Equal	-
18	Extended	18	-	18	TEST AND SET IF ZERO, CLEAR IF NOT ZERO	18	-	18	Z	Zero result	-
19	Extended	19	-	19	TEST AND SET IF NOT ZERO, CLEAR IF ZERO	19	-	19	V	Overflow, 2's complement	-
20	Extended	20	-	20	TEST AND SET IF CARRY, CLEAR IF NOT CARRY	20	-	20	C	Carry from ALU	-
21	Extended	21	-	21	TEST AND SET IF NOT CARRY, CLEAR IF CARRY	21	-	21	NC	Logical Exclusive OR	-

LEGEND

- M Complement of M
- I Transfer into bit 31
- CC Condition Code Register
- NC Not Allocated
- TC Test and set if true, cleared otherwise
- TF Not Allocated
- NC Not Allocated
- LT Less Than
- GT Greater Than
- LE Less Than or Equal
- GE Greater Than or Equal
- EQ Equal
- NEQ Not Equal
- Z Zero result
- V Overflow, 2's complement
- C Carry from ALU
- NC Not Allocated



## PHYSICAL DIMENSIONS









ALSO AVAILABLE  
J SUFFIX PLASTIC PACKAGE  
C SUFFIX CERAMIC PACKAGE

## ORDERING INFORMATION

EF6809 C M B/B  
Device Package Screening Level



The table below lists currently shown and available works combinations for package, operating temperature and screening level. Other possibilities can request.

DEVICE	PACKAGE	OPEN TEMP.	SCREENING LEVEL
EF6809 11.0 MHz	C	C J P T FN V M Bid D QTR 818	
EF6809 11.5 MHz	C	C J P T FN V M Bid D QTR 818	
EF6809 12.0 MHz	C	C J P T FN V M Bid D QTR 818	
EF6809 12.5 MHz	C	C J P T FN V M Bid D QTR 818	



CB-521

## PHYSICAL DIMENSIONS



Examples : EF6809C, EF6809CV, EF6809CM  
Package: C: Ceramic, DIL, J: Ceramic, DIL, E: LCCC, FN: PLCC.  
Oper. temp.: L : -40°C to +70°C, V : -40°C to +95°C, M : -55°C to +125°C, \* : may be omitted.  
Screening level: S1d : no and simila, D : NTC 96809 level D.  
QIB : NFC 96809 level G, BIB : NFC 96809 level B and MIL-STD-883C level B.

Please inquire with our sales offices about the availability of the different packages.