

# M48Z08 M48Z08Y, M48Z18

# 5V, 64 Kbit (8Kb x 8) ZEROPOWER® SRAM

#### **FEATURES SUMMARY**

- INTEGRATED, ULTRA LOW POWER SRAM and POWER-FAIL CONTROL CIRCUIT
- UNLIMITED WRITE CYCLES
- READ CYCLE TIME EQUALS WRITE CYCLE TIME
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- WRITE PROTECT VOLTAGES (V<sub>PFD</sub> = Power-fail Deselect Voltage):
  - M48Z08:  $V_{CC}$  = 4.75 to 5.5V 4.5V  $\leq$   $V_{PFD} \leq$  4.75V
  - M48Z18/Z08Y:  $V_{CC}$  = 4.5 to 5.5V 4.2V  $\leq$   $V_{PED}$   $\leq$  4.5V
- SELF-CONTAINED BATTERY IN THE CAPHAT™ DIP PACKAGE
- PACKAGING INCLUDES A 28 LEAD SOIC and SNAPHAT® TOP (to be Ordered Separately)
- SOIC PACKAGE PROVIDES DIRECT CONNECTION FOR A SNAPHAT TOP WHICH CONTAINS THE BATTERY
- PIN and FUNCTION COMPATIBLE WITH JEDEC STANDARD 8K x 8 SRAMs

Figure 1. 28-pin CAPHAT, DIP Package





Figure 2. 28-pin SOIC Package



May 2002 1/20

# M48Z08, M48Z18, M48Z08Y

# TABLE OF CONTENTS

SUMMARY DESCRIPTION	3
Logic Diagram (Figure 3.)	
DIP Connections (Figure 4.)	
SOIC Connections (Figure 5.)	4
Block Diagram (Figure 6.)	4
MAXIMUM RATING	5
Absolute Maximum Ratings (Table 2.)	5
DC AND AC PARAMETERS	6
Operating and AC Measurement Conditions (Table 3.)	6
AC Testing Load Circuit (Figure 7.)	
Capacitance (Table 4.)	
DC Characteristics (Table 5.)	7
OPERATION MODES	7
Operating Modes (Table 6.)	7
READ Mode	
READ Mode AC Waveforms (Figure 8.)	
READ Mode AC Characteristics (Table 7.)	
WRITE Enable Controlled, WRITE Mode AC Waveform (Figure 9.)	
Chip Enable Controlled, WRITE Mode AC Waveforms (Figure 10.)	
WRITE Mode AC Characteristics (Table 8.)	
Data Retention Mode	
Power Down/Up Mode AC Waveforms (Figure 11.)	
Power Down/Up AC Characteristics (Table 9.)	
Crystal Accuracy Across Temperature (Figure 12.)	
V <sub>CC</sub> Noise And Negative Going Transients	
Supply Voltage Protection (Figure 13.)	13
PART NUMBERING	14
SNAPHAT Battery Table (Table 12.)	14
PACKAGE MECHANICAL INFORMATION	15
REVISION HISTORY	10

#### SUMMARY DESCRIPTION


The M48Z08/18/08Y ZEROPOWER® RAM is a 8K x 8 non-volatile static RAM which is pin and functional compatible with the DS1225.

The monolithic chip is available in two special packages to provide a highly integrated battery backed-up memory solution.

The M48Z08/18/08Y is a non-volatile pin and function equivalent to any JEDEC standard 8K x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special write timing or limitations on the number of writes that can be performed.

The 28-pin, 600mil DIP CAPHAT™ houses the M48Z08/18/08Y silicon with a long life lithium button cell in a single package.

Figure 3. Logic Diagram



The 28-pin, 330mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT housing containing the battery. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion.

The SOIC and battery packages are shipped separately in plastic anti-static tubes or in Tape & Reel form.

For the 28-lead SOIC, the battery package (e.g., SNAPHAT) part number is "M4Z28-BR00SH" or M4Z32-BR00SH (see Table 12, page 14).

**Table 1. Signal Names** 

A0-A12	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
W	WRITE Enable
Vcc	Supply Voltage
V <sub>SS</sub>	Ground
NC	Not Connected Internally

**477** 

Figure 4. DIP Connections




Figure 5. SOIC Connections





Figure 6. Block Diagram



#### **MAXIMUM RATING**

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 2. Absolute Maximum Ratings** 

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	0 to 70	°C
T <sub>STG</sub>	Storage Temperature (V <sub>CC</sub> Off, Oscillator Off)	-40 to 85	°C
T <sub>SLD</sub> <sup>(1,2)</sup>	Lead Solder Temperature for 10 seconds	260	°C
V <sub>IO</sub>	Input or Output Voltages	-0.3 to 7	V
Vcc	Supply Voltage	-0.3 to 7	V
Io	Output Current	20	mA
P <sub>D</sub>	Power Dissipation	1	W

Note: 1. For DIP package: Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).

CAUTION: Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up mode.

CAUTION: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.

<sup>2.</sup> For SO package. Reflow at peak temperature of 215°C to 225°C for < 60 seconds (total thermal budget not to exceed 180°C for between 90 to 120 seconds).

#### DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-


ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

**Table 3. Operating and AC Measurement Conditions** 

Parameter	M48Z08	M48Z18/Z08Y	Unit
Supply Voltage (V <sub>CC</sub> )	4.75 to 5.5	4.5 to 5.5	V
Ambient Operating Temperature (T <sub>A</sub> )	0 to 70	0 to 70	°C
Load Capacitance (C <sub>L</sub> )	100	100	pF
Input Rise and Fall Times	≤ 5	≤ 5	ns
Input Pulse Voltages	0 to 3	0 to 3	V
Input and Output Timing Ref. Voltages	1.5	1.5	V

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 7. AC Testing Load Circuit



**Table 4. Capacitance** 

Syn	mbol	Parameter <sup>(1,2)</sup>	Min	Max	Unit
С	C <sub>IN</sub> Input Capacitance			10	pF
Cı	C <sub>IO</sub> <sup>(3)</sup> Input / Output Capacitance			10	pF

Note: 1. Effective capacitance measured with power supply at 5V; sampled only, not 100% tested.

- 2. At 25°C, f = 1MHz.
- 3. Outputs deselected.

**Table 5. DC Characteristics** 

Symbol	Parameter	Test Condition <sup>(1)</sup>	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μΑ
I <sub>LO</sub> <sup>(2)</sup>	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±1	μΑ
Icc	Supply Current	Outputs open		80	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	E = V <sub>IH</sub>		3	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} - 0.2V$		3	mA
V <sub>IL</sub> <sup>(3)</sup>	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage		2.2	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
VoH	Output High Voltage	I <sub>OH</sub> = -1mA	2.4		V

Note: 1. Valid for Ambient Operating Temperature:  $T_A = 0$  to  $70^{\circ}$ C;  $V_{CC} = 4.75$  to 5.5V or 4.5 to 5.5V (except where noted).

#### **OPERATION MODES**

The M48Z08/18/08Y also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing a high degree

of data security in the midst of unpredictable system operation brought on by low  $V_{CC}$ . As  $V_{CC}$  falls below approximately 3V, the control circuitry connects the battery which maintains data until valid power returns.

**Table 6. Operating Modes** 

Mode	Vcc	E	G	w	DQ0-DQ7	Power
Deselect		$V_{IH}$	Х	Х	High Z	Standby
WRITE	4.75 to 5.5V	V <sub>IL</sub>	Х	V <sub>IL</sub>	D <sub>IN</sub>	Active
READ	or 4.5 to 5.5V	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	Active
READ		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) <sup>(1)</sup>	Х	Х	Х	High Z	CMOS Standby
Deselect	≤ V <sub>SO</sub> <sup>(1)</sup>	Х	Х	Х	High Z	Battery Back-up Mode

Note: X = V<sub>IH</sub> or V<sub>IL</sub>; V<sub>SO</sub> = Battery Back-up Switchover Voltage.

<sup>2.</sup> Outputs deselected.

<sup>3.</sup> Negative spikes of -1V allowed for up to 10ns once per Cycle.

<sup>1.</sup> See Table 10, page 12 for details.


#### **READ Mode**

The  $\underline{\text{M48Z08/18/08Y}}$  is in the READ  $\underline{\text{M}}$ ode whenever W (WRITE Enable) is high and  $\underline{\text{E}}$  (Chip Enable) is low. The device architecture allows ripple-through access of data from eight of 65,536 locations in the static storage array. Thus, the unique address specified by the 13 address inputs defines which one of the 8,192 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within address access time ( $t_{\text{AVQV}}$ ) after the last address input signal is stable, providing that the E and G access times are also satisfied. If the E and G access times are not met, valid data will

be available after the latter of the Chip Enable Access time ( $t_{ELQV}$ ) or Output Enable Access time ( $t_{GLQV}$ ).

The state of the eight three-state Data I/O signals is controlled by E and G. If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $\underline{t}_{AVQV}$ . If the address inputs are changed while E and G remain active, output data will remain valid for Output Data Hold time ( $t_{AXQX}$ ) but will go indeterminate until the next address access.

Figure 8. READ Mode AC Waveforms



Note: WRITE Enable  $(\overline{W})$  = High.

**Table 7. READ Mode AC Characteristics** 

Symbol	Parameter <sup>(1)</sup>	M48Z08/M4	M48Z08/M48Z18/Z08Y		
Symbol		Min	Max	Unit	
t <sub>AVAV</sub>	READ Cycle Time	100		ns	
t <sub>AVQV</sub>	Address Valid to Output Valid		100	ns	
t <sub>ELQV</sub>	t <sub>ELQV</sub> Chip Enable Low to Output Valid		100	ns	
t <sub>GLQV</sub>	Output Enable Low to Output Valid		50	ns	
t <sub>ELQX</sub> (2)	Chip Enable Low to Output Transition	10		ns	
t <sub>GLQX</sub> <sup>(2)</sup>	Output Enable Low to Output Transition	5		ns	
t <sub>EHQZ</sub> (2)	Chip Enable High to Output Hi-Z		50	ns	
t <sub>GHQZ</sub> <sup>(2)</sup>	Output Enable High to Output Hi-Z		40	ns	
t <sub>AXQX</sub>	Address Transition to Output Transition	5		ns	

Note: 1. Valid for Ambient Operating Temperature:  $T_A = 0$  to  $70^{\circ}C$ ;  $V_{CC} = 4.75$  to 5.5V or 4.5 to 5.5V (except where noted).

2.  $C_L = 30pF$ .

#### **WRITE Mode**

The M48Z08/18/08Y is in the WRITE Mode whenever  $\overline{W}$  and  $\overline{E}$  are active. The start of a WRITE is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ .


 $\underline{\underline{A}}$  WRITE is terminated by the earlier rising edge of W or  $\overline{\underline{E}}$ . The addresses must be held valid throughout the cycle. E or W must return high for a minimum of tehax from Chip Enable or twhax from

WRITE Enable prior to the initiation of another READ or WRITE cycle. Data-in must be valid t<sub>D</sub>-VWH prior to the end of WRITE and remain valid for  $t_{WHDX}$  afterward.  $\overline{G}$  should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on E and  $\overline{G}$ , a low on  $\overline{W}$  will disable the outputs  $t_{WLQZ}$ after  $\overline{W}$  falls.

tAVAV A0-A12 VALID tAVWH tAVEL tWHAX Ē tWLWH tAVWL W - tWLQZ tWHQX tWHDX DATA INPUT DQ0-DQ7 tDVWH AI01386

Figure 9. WRITE Enable Controlled, WRITE Mode AC Waveform

Figure 10. Chip Enable Controlled, WRITE Mode AC Waveforms



47/ 9/20

# M48Z08, M48Z18, M48Z08Y

**Table 8. WRITE Mode AC Characteristics** 

Countral.	- (1)	M48Z08/M4	48Z18/Z08Y	l luit
Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit
t <sub>AVAV</sub>	WRITE Cycle Time	100		ns
t <sub>AVWL</sub>	Address Valid to WRITE Enable Low	0		ns
t <sub>AVEL</sub>	Address Valid to Chip Enable 1 Low	0		ns
t <sub>WLWH</sub>	WRITE Enable Pulse Width	80		ns
tELEH	Chip Enable Low to Chip Enable 1 High	80		ns
t <sub>WHAX</sub>	WRITE Enable High to Address Transition	10		ns
t <sub>EHAX</sub>	Chip Enable High to Address Transition	10		ns
t <sub>DVWH</sub>	Input Valid to WRITE Enable High	50		ns
tDVEH	Input Valid to Chip Enable 1 High	30		ns
t <sub>WHDX</sub>	WRITE Enable High to Input Transition	5		ns
t <sub>EHDX</sub>	Chip Enable High to Input Transition	5		ns
t <sub>WLQZ</sub> (2,3)	WRITE Enable Low to Output Hi-Z		50	ns
t <sub>AVWH</sub>	Address Valid to WRITE Enable High	80		ns
t <sub>AVEH</sub>	Address Valid to Chip Enable High	80		ns
t <sub>WHQX</sub> (2,3)	WRITE Enable High to Output Transition	10		ns

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.75 to 5.5V or 4.5 to 5.5V (except where noted).

2. C<sub>L</sub> = 30pF.

3. If E goes low simultaneously with W going low, the outputs remain in the high impedance state.

#### **Data Retention Mode**

With valid V<sub>CC</sub> applied, the M48Z08/18/08Y operates as a conventional BYTEWIDE<sup>TM</sup> static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V<sub>CC</sub> falls within the V<sub>PFD</sub> (max), V<sub>PFD</sub> (min) window. All outputs become high impedance, and all inputs are treated as "Don't care."

**Note:** A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below  $V_{PFD}$  (min), the user can be assured the memory will be in a write protected state, provided the  $V_{CC}$  fall time is not less than  $t_F$ . The M48Z08/18/08Y may respond to transient noise spikes on  $V_{CC}$  that reach into the deselect window during the time the device is sampling  $V_{CC}$ . Therefore, decoupling of the power supply lines is recommended.

When  $V_{CC}$  drops below  $V_{SO}$ , the control circuit switches power to the internal battery which preserves data. The internal button cell will maintain data in the M48Z08/18/08Y for an accumulated period of at least 11 years when  $V_{CC}$  is less than  $V_{SO}$ .

**Note:** Requires use of M4Z32-BR00SH SNAPHAT® top when using the SOH28 package. As system power returns and  $V_{CC}$  rises above  $V_{SO}$ , the battery is disconnected, and the power supply is switched to external  $V_{CC}$ . Write protection continues until  $V_{CC}$  reaches  $V_{PFD}$  (min) plus  $t_{REC}$  (min).  $\overline{E}$  should be kept high as  $V_{CC}$  rises past  $V_{PFD}$  (min) to prevent inadvertent write cycles prior to system stabilization. Normal RAM operation can resume  $t_{REC}$  after  $V_{CC}$  exceeds  $V_{PFD}$  (max).

For more information on Battery Storage Life refer to the Application Note AN1012.




Figure 11. Power Down/Up Mode AC Waveforms

Note: Inputs may or may not be recognized at this time. Caution should be taken to keep  $\overline{E}$  high as  $V_{CC}$  rises past  $V_{PFD}$  (min). Some systems may perform inadvertent WRITE cycles after  $V_{CC}$  rises above  $V_{PFD}$  (min) but before normal system operations begin. Even though a power on reset is being applied to the processor, a reset condition may not occur until after the system is running.

Table 9. Power Down/Up AC Characteristics

Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit
t <sub>PD</sub>	E or W at V <sub>IH</sub> before Power Down	0		μs
t <sub>F</sub> <sup>(2)</sup>	V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> Fall Time 300			μs
t <sub>FB</sub> <sup>(3)</sup>	V <sub>PFD</sub> (min) to V <sub>SS</sub> V <sub>CC</sub> Fall Time	10		μs
t <sub>R</sub>	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> Rise Time	0		μs
t <sub>RB</sub>	V <sub>SS</sub> to V <sub>PFD</sub> (min) V <sub>CC</sub> Rise Time	1		μs
t <sub>REC</sub>	E or W at V <sub>IH</sub> before Power Up	2		ms

Note: 1. Valid for Ambient Operating Temperature:  $T_A = 0$  to  $70^{\circ}$ C;  $V_{CC} = 4.75$  to 5.5V or 4.5 to 5.5V (except where noted).

Table 10. Power Down/Up Trip Points DC Characteristics

Symbol	Parameter <sup>(1,2)</sup>		Min	Тур	Max	Unit
V <sub>PFD</sub>	Power fail Decelect Voltage	M48Z08	4.5	4.6	4.75	V
VPFD	V <sub>PFD</sub> Power-fail Deselect Voltage		4.2	4.3	4.5	V
V <sub>SO</sub>	Battery Back-up Switchover Voltage			3.0		V
t <sub>DR</sub>	Expected Data Retention Time		11 <sup>(3)</sup>			YEARS

Note: 1. All voltages referenced to V<sub>SS</sub>.

<sup>2.</sup> V<sub>PFD</sub> (max) to V<sub>PFD</sub> (min) fall time of less than tF may result in deselection/write protection not occurring until 200µs after V<sub>CC</sub> passes V<sub>PFD</sub> (min).

<sup>3.</sup>  $V_{PFD}$  (min) to  $V_{SS}$  fall time of less than  $t_{FB}$  may cause corruption of RAM data.

<sup>2.</sup> Valid for Ambient Operating Temperature:  $T_A = 0$  to  $70^{\circ}$ C;  $V_{CC} = 4.75$  to 5.5V or 4.5 to 5.5V (except where noted). 3. Requires use of M4Z32-BR00SH SNAPHAT® top when using the SOH28 package.





Figure 12. Crystal Accuracy Across Temperature

### **V<sub>CC</sub> Noise And Negative Going Transients**

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. These transients can be reduced if capacitors are used to store energy which stabilizes the  $V_{CC}$  bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of  $0.1\mu F$  (as shown in Figure 13) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below  $V_{SS}$  by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, STMicroelectronics recommends connecting a schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.


Figure 13. Supply Voltage Protection



477

#### **PART NUMBERING**

### **Table 11. Ordering Information Scheme**



**Shipping Method** 

blank = Tubes

TR = Tape & Reel

Note: 1. The M48Z08/18 part is offered with the PCDIP28 (e.g., CAPHAT™) package only.

2. The SOIC package (SOH28) requires the battery/crystal package (SNAPHAT®) which is ordered separately under the part number "M4ZXX-BRxxSH" in plastic tube or "M4ZXX-BRxxSHTR" in Tape & Reel form.

Caution: Do not place the SNAPHAT battery/crystal package "M4ZXX-BRxxSH" in conductive foam as it will drain the lithium button-cell battery.


For a list of available options (e.g., Speed, Package) or for further information on any aspect of this device, please contact the ST Sales Office nearest you.

**Table 12. SNAPHAT Battery Table** 

Part Number	Description	Package
M4Z28-BR00SH	Lithium Battery (48mAh) SNAPHAT	SH
M4Z32-BR00SH	Lithium Battery (120mAh) SNAPHAT	SH

## PACKAGE MECHANICAL INFORMATION

Figure 14. PCDIP28 - 28-pin Plastic DIP, battery CAPHAT, Package Outline



Note: Drawing is not to scale.

Table 13. PCDIP28 – 28-pin Plastic DIP, battery CAPHAT, Package Mechanical Data

Symb		mm		inches		
Syllib	Тур	Min	Max	Тур	Min	Max
А		8.89	9.65		0.350	0.380
A1		0.38	0.76		0.015	0.030
A2		8.38	8.89		0.330	0.350
В		0.38	0.53		0.015	0.021
B1		1.14	1.78		0.045	0.070
С		0.20	0.31		0.008	0.012
D		39.37	39.88		1.550	1.570
E		17.83	18.34		0.702	0.722
e1		2.29	2.79		0.090	0.110
e3		29.72	36.32		1.170	1.430
eA		15.24	16.00		0.600	0.630
L		3.05	3.81		0.120	0.150
N		28	•		28	•

Figure 15. SOH28 – 28-lead Plastic Small Outline, battery SNAPHAT, Package Outline

Note: Drawing is not to scale.

Table 14. SOH28 – 28-lead Plastic Small Outline, battery SNAPHAT, Package Mechanical Data

Symb -	mm			inches		
	Тур	Min	Max	Тур	Min	Max
Α			3.05			0.120
A1		0.05	0.36		0.002	0.014
A2		2.34	2.69		0.092	0.106
В		0.36	0.51		0.014	0.020
С		0.15	0.32		0.006	0.012
D		17.71	18.49		0.697	0.728
E		8.23	8.89		0.324	0.350
е	1.27	-	_	0.050	_	_
eB		3.20	3.61		0.126	0.142
Н		11.51	12.70		0.453	0.500
L		0.41	1.27		0.016	0.050
α		0°	8°		0°	8°
N		28	•		28	
СР			0.10			0.004




Figure 16. SH – 4-pin SNAPHAT Housing for 48mAh Battery, Package Outline

Note: Drawing is not to scale.

Table 15. SH – 4-pin SNAPHAT Housing for 48mAh Battery, Package Mechanical Data

Symb		mm		inches		
	Тур	Min	Max	Тур	Min	Max
А			9.78			0.385
A1		6.73	7.24		0.265	0.285
A2		6.48	6.99		0.255	0.275
А3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
еВ		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

Figure 17. SH – 4-pin SNAPHAT Housing for 120mAh Battery, Package Outline

Note: Drawing is not to scale.

Table 16. SH – 4-pin SNAPHAT Housing for 120mAh Battery, Package Mechanical Data

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А			10.54			0.415
A1		8.00	8.51		0.315	0.335
A2		7.24	8.00		0.285	0.315
A3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		17.27	18.03		0.680	0.710
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

## **REVISION HISTORY**

**Table 17. Document Revision History** 

Date	Revision Details			
March 1999	First issue			
07/19/01	2-socket SOH and 2-pin SH packages removed; reformatted; temperature information added to tables (Table 4, 5, 7, 8, 9, 10)			
12/19/01	Remove all references to "clock"			
12/21/01	Changes to text to reflect addition of M48Z08Y option			
05/20/02	Modify reflow time and temperature footnotes (Table 2)			

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners.

© 2002 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

www.st.com