SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

- Single 5-V Supply
- Differential Line Operation
- Dual Channels
- TTL Compatibility
- Short-Circuit Protection of Outputs
- Output Clamp Diodes to Terminate Line Transients
- High-Current Outputs
- Quad Inputs
- Single-Ended or Differential AND/NAND Outputs
- Designed for Use With Dual Differential Drivers SN55182 and SN75182
- Designed to Be Interchangeable With National Semiconductor DS7830 and DS8830

#### description

The DS8830, SN55183, and SN75183 dual differential line drivers are designed to provide differential output signals with high current capability for driving balanced lines, such as twisted pair, at normal line impedances without high power dissipation. These devices can be used as TTL expander/phase splitters, because the output stages are similar to TTL totem-pole outputs.

SN55183 SN75183 DS883	DO 0N	R N P PACI	ACK	AGE
1A [ 1B [ 1C [ 1D [ 1Y [ 1Z [ GND [	(TOP V 1 2 3 4 5	<b>IEW)</b> 14 13 12 11 10	V <sub>CC</sub> 2D 2C 2B 2A 2Y 2Z	
SN5518	3FI (TOP V 2 ⊈ 2	IEW)	KAG	E
1C 4 NC 5 1D 6 NC 7 1Y 8		20 1	18 L 17 L 16 L 15 L 14 L	2C NC 2B NC 2A

CNIEFAOD

NC – No internal connection

1Z GND

#### THE DS8830 AND SN55183 ARE NOT RECOMMENDED FOR NEW DESIGNS

22 NC

The driver is of monolithic single-chip construction, and both halves of the dual circuits use common power supply and ground terminals.

The SN55183 is characterized for operation over the full military temperature range of –55°C to 125°C. The DS8830 and SN75183 are characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated


SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.

## logic diagram (positive logic)




Pin numbers shown are for the D, J, N, and W packages.



SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

## schematic (each driver)



Resistor values shown are nominal. Pin numbers shown are for the D, J, N, and W packages.



#### SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground terminal.

2. Not more than one output should be shorted to ground at any one time.

DISSIPATION RATING TABLE								
PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING				
D	950 mW	7.6 mW/°C	608 mW	-				
FK‡	1375 mW	11.0 mW/°C	880 mW	275 mW				
J‡	1375 mW	11.0 mW/°C	880 mW	275 mW				
N	1150 mW	9.2 mW/°C	736 mW	-				
w‡	1000 mW	8.0 mW/°C	640 mW	200 mW				

<sup>‡</sup> In the FK, J, and W packages, SN55183 chips are alloy mounted and SN75183 chips are glass mounted.

#### recommended operating conditions

	SN55183		DS8830, SN75183			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, VIH	2			2			V
Low-level input voltage, VIL			0.8			0.8	V
High-level output current, IOH			-40			-40	mA
Low-level output current, I <sub>OL</sub>			40			40	mA
Operating free-air temperature, T <sub>A</sub>	-55		125	0		70	°C



SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

### electrical characteristics over recommended ranges of V<sub>CC</sub> and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS			MIN	TYP <sup>†</sup>	MAX	UNIT	
Vou	High-level output voltage	Y (AND) outputs	VIH = 2 V	I <sub>OH</sub> = -0.8 mA		2.4			V	
Vон	r ligh-level output voltage	T (AND) Outputs	VIH = 2 V	I <sub>OH</sub> = -40 mA		1.8	3.3		v	
VOL	Low-level output voltage	Y (AND) outputs	1/11 = 0.8 1/11	I <sub>OL</sub> = 32 mA			0.2		V	
VOL		T (AND) Outputs	V <sub>IL</sub> = 0.8 V	I <sub>OL</sub> = 40 mA			0.22	0.4	v	
Vou	High-level output voltage	Z (NAND) outputs	V <sub>IL</sub> = 0.8 V	I <sub>OH</sub> = -0.8 mA		2.4			V	
Vон	r ligh-level output voltage			I <sub>OH</sub> = -40 mA		1.8	3.3		v	
Vei		VIH = 2 V	I <sub>OL</sub> = 32 mA			0.2		V		
VOL	Low-level output voltage	Z (NAND) outputs	VIH = 2 V	I <sub>OL</sub> = 40 mA			0.22	0.4	v	
Ιн	High-level input current		VIH = 2.4 V					120	μΑ	
I Input current at maximum input voltage		V <sub>IH</sub> = 5.5 V					2	mA		
IIL	Low-level input current		V <sub>IL</sub> = 0.4 V					-4.8	mA	
los	Short-circuit output current	t <sup>‡</sup>	V <sub>CC</sub> = 5 V,	T <sub>A</sub> =125°C§		-40	-100	-120	mA	
ICC	Supply current (average pe	er driver)	V <sub>CC</sub> = 5 V,	All inputs at 5 V,	No load		10	18	mA	


<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. <sup>‡</sup> Not more than one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second. \$ T<sub>A</sub> = 125°C is applicable to SN55183 only.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low- to high-level Y output	AND gates	C <sub>L</sub> = 15 pF, See Flgure 1(a)		8	12	ns
<sup>t</sup> PHL	Propagation delay time, high- to low-level Y output	AND gates	C <sub>L</sub> = 15 pF, See Flgure 1(a)		12	18	ns
<sup>t</sup> PLH	Propagation delay time, low- to high-level Z output	NAND gates	C <sub>L</sub> = 15 pF, See Flgure 1(a)		6	12	ns
<sup>t</sup> PHL	Propagation delay time, high- to low-level Z output	NAND gates	C <sub>L</sub> = 15 pF, See Flgure 1(a)		6	8	ns
<sup>t</sup> PLH	Propagation delay time, low- to high-level differential output	Y output with respect to Z output, $R_L = 100 \Omega$ in series with 5000 pF, See Figure 1(b)			9	16	ns
<sup>t</sup> PHL	Propagation delay time, high- to low-level differential output	Y output with respect to Z output, R <sub>L</sub> = 100 $\Omega$ in series with 5000 pF, See Figure 1(b)			8	16	ns




SLLS093D - OCTOBER 1972 - REVISED APRIL 1998




#### PARAMETER MEASUREMENT INFORMATION

- NOTES: A. The pulse generators have the following characteristics:  $Z_O = 50 \ \Omega$ ,  $t_r \le 10 \ ns$ ,  $t_f \le 10 \ ns$ ,  $t_W = 0.5 \ \mu s$ , PRR  $\le 1 \ MHz$ . B. CL includes probe and jig capacitance.
  - C. Waveforms are monitored on an oscilloscope with  $r_i \ge 1 M\Omega$ .





SLLS093D - OCTOBER 1972 - REVISED APRIL 1998




**TYPICAL CHARACTERISTICS<sup>†</sup>** 

<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



SLLS093D - OCTOBER 1972 - REVISED APRIL 1998




**TYPICAL CHARACTERISTICS<sup>†</sup>** 

<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

#### **APPLICATION INFORMATION**



NOTES: A. When the inputs are open circuited, the output is high. A capacitor may be used for dc isolation of the line-terminating resistor. At the frequency of operation, the impedance of the capacitor should be relatively small.

Example: let f = 5 MHz  
C = 0.002 
$$\mu$$
F  

$$Z_{(circuit)} = \frac{1}{2\pi fC} = \frac{1}{2\pi (5 \times 10^6)(0.002 \times 10^{-6})}$$

$$Z_{(circuit)} \approx 16\Omega$$

B. Use of a capacitor to control response time is optional.

#### Figure 8. Transmission of Digital Data Over Twisted-Pair Line



12-Jan-2006

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
7900901CA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
7900901DA	ACTIVE	CFP	W	14	1	TBD	A42 SNPB	N / A for Pkg Type
DS8830N	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI
SN55183J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SN75183D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75183DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75183DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75183DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75183N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75183NE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75183NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75183NSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ55183FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ55183J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ55183W	ACTIVE	CFP	W	14	1	TBD	A42 SNPB	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



12-Jan-2006

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



MLCC006B - OCTOBER 1996

#### FK (S-CQCC-N\*\*)

#### LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AB.



## MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated