

TOSHIBA MOS MEMORY PRODUCT

2,048 WORD X 8 BIT CMOS STATIC RAM

TC5517CP-15/CPL-15/CP-20/CPL-20
TC5517CF-15/CFL-15/CF-20/CFL-20

DESCRIPTION


The TC5517CP/CF is a 16384-bit high speed and low power fully static random access memory organized as 2048 words by 8 bits using CMOS technology, and operates from a single 5 volt supply. The TC5517CP/CF has a output enable inputs, OE for fast memory access and output control and chip enable enable input CE, which is used for device selection and can be used in order to achieve minimum standby current mode easily for battery back up. Also the high speed and low power characteristics which maximum access time is 150ns, 200ns and maximum operating current is 5mA/MHz are

achieved. Thus the TC5517CP/CF is most suitable for use in low power applications where battery operation or battery back up for nonvolatility are required. Furthermore the TC5517CPL/CFL guaranteed a standby current equal to or less than $1\mu A$ at $60^\circ C$ ambient temperature available. And the TC5517CP/CPL is pin compatible with 2716 type EPROM. This means that the TC5517CP/CPL and EPROM can be interchanged in the same socket, and the flexibility in the definition of the quantity of RAM versus EPROM allows the wide application in microcomputer system.

FEATURES

- Low Power Dissipation
5mA/MHz (Max.)
 $0.2\mu A$ (MAX.) at $T_a = 25^\circ C$
 $1.0\mu A$ (MAX.) at $T_a = 60^\circ C$
- Operating Standby Standby
- 5V Single Power Supply
- Low Voltage Operation : $V_{DD} = 3V$
 $t_{CO} = 1\mu s$ (MAX.) $T_a = 60^\circ C$
- Wide Temperature Operation
 $T_a = -40 \sim 85^\circ C$
- Fully Static Operation
- Data Retention Voltage : $2.0V \sim 5.5V$
- Output Buffer Control : OE

PIN CONNECTION (TOP VIEW)



PIN NAMES


A ₀ ~A ₉	Address Inputs
R/W	Read/Write Control Input
OE	Output Enable Input
CE	Chip Enable Input
I/O ₁ ~I/O ₈	Data Input/Output
V _{DD}	Power (+5V)
GND	Ground

Access Time

	TC5517CP-15 CPL-15	TC5517CP-20 CPL-20
Address Access Time (MAX.)	150ns	200ns
CE Access Time (MAX.)	150ns	200ns
OE Access Time (MAX.)	70ns	100ns

- Directly TTL Compatible : All Inputs and Outputs
- 24 Pin Standard Plastic Package : TC5517CP
- 24 Pin Flat Package : TC5517CF

BLOCK DIAGRAM



TC5517CP-15/CPL-15/CP-20/CPL-20

TC5517CF-15/CFL-15/CF-20/CFL-20

OPERATION MODE

MODE	CE	OE	R/W	A ₀ ~A ₁₀	I/O ~ I/O _s	POWER
Read	L	L	H	Stable	Data Out	free
Write	L	*	H	Stable	Data In	loop
Output Deselect	L	H	H	*	High Impedance	loop
** Standby	H	*	*	*	High Impedance	loop

Note : * : H or L ** : DataRetention Mode

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING
V _{DD}	Power Supply Voltage	-0.3~7.0V
V _{IN}	Input Voltage	-0.3V~V _{DD} +0.3V
V _{IO}	Input/Output Voltage	-0.3V~V _{DD} +0.3V
P _D	Power Dissipation(Ta = 85 C)	0.8W(0.45W)*
T _{TG}	Storage Temperature	-55 C~150 C
T _{OPR}	Operating Temperature	-40 C~85 C
T _{SOLDER}	Soldering Temperature·Time	260 C·10sec.

*Plastic FP=0.45W

RECOMMENDED D. C. OPERATING CONDITIONS (Ta = -40~85 C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	—	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3	—	0.8	V
V _{DH}	Data Retention Voltage	2.0	—	5.5	V

D. C. CHARACTERISTICS

(Ta = -40~85 C, V_{DD}=5V ± 10%)

SYMBOL	PARAMETER	CONDITIONS		TC5517CP-15		TC5517CP-20		UNIT
		CF-15	CF-20	MIN.	MAX.	MIN.	MAX.	
I _{IL}	Input Leakage Current	0 ≤ V _{IN} ≤ V _{DD}		—	±1.0	—	±1.0	μA
I _{LO}	I/O Leakage Current	CE = V _{IH} , OV ≤ V _{IO} ≤ V _{DD}		—	±5.0	—	±5.0	μA
I _{OH}	Output High Current	V _{OH} =2.4V		-1.0	—	-1.0	—	mA
I _{OL}	Output Low Current	V _{OL} =0.4V		2.0	—	2.0	—	mA
I _{DDS1}		CE2 = 2.2V		—	3.0	—	3.0	mA
		CE ≤ V _{DD} - 0.5V	TC5517CPL/	Ta = 25°C	—	0.2	—	0.2
			CFL	Ta = 60°C	—	1.0	—	1.0
			TC5517CP/	Ta = 25°C	—	1.0	—	1.0
			CF	Ta = 60°C	—	5.0	—	5.0
				Ta = 85°C	—	30	—	30
I _{DDO1}		t _{cycle} = Min. cycle,	V _{IN} = V _{IH} /V _{IL}	—	45	—	30	
I _{DDO2}		CE = OV, I _{out} = 0mA	V _{IN} = V _{DD} /GND	—	40	—	25	
I _{DDO3}		t _{cycle} = 1μs,	V _{IN} = V _{IH} /V _{IL}	—	10	—	10	
I _{DDO4}		CE = OV, I _{out} = 0mA	V _{IN} = V _{DD} /GND	—	5	—	5	

Note : Typical values are at Ta = 25°C, V_{DD} = 5V.

TC5517CP-15/CPL-15/CP-20/CPL-20

TC5517CF-15/CFL-15/CF-20/CFL-20

CAPACITANCE

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	—	5	10	pF
C _o	Input/Output Capacitance	—	5	10	pF

Note : This parameter is periodically sampled and is not 100% tested.

A. C. CHARACTERISTICS (Ta = -40~85°C, V_{DD} = 5V ± 10%)

Read Cycle

SYMBOL	PARAMETER	TC5517CP-15/CPL-15		TC5517CP-20/CPL-20		UNITS
		TC5517CF-15/CFL-15	TC5517CF-20/CFL-20	MIN.	MAX.	
t _{RC}	Read Cycle Time	—	—	150	200	—
t _{ACC}	Address Time	—	—	—	150	—
t _{OR}	OE to Output Valid	—	—	—	70	100
t _{CO}	CE to Output Valid	—	—	—	150	200
t _{CEOE}	CE or OE to Output Active	—	—	10	—	—
t _{OH}	Output High-Z from Deselection	—	—	—	50	—
t _{OH}	Output Hold from Address Change	—	—	15	—	20

Write Cycle

SYMBOL	PARAMETER	TC5517CP-15/CPL-15		TC5517CP-20/CPL-20		UNITS
		TC5517CF-15/CFL-15	TC5517CF-20/CFL-20	MIN.	MAX.	
t _{WC}	Write Cycle Time	—	—	100	200	—
t _{WP}	Write Pulse Width	—	—	120	150	—
t _{ASW}	Address Set up Time	—	—	0	—	—
t _{WR}	Write Recovery Time	—	—	0	—	—
t _{OHW}	Output High-Z from R/W	—	—	—	50	60
t _{OHW}	Output Active from R/W	—	—	10	—	—
t _{DS}	Data Set up Time	—	—	60	—	80
t _{DH}	Data Hold Time	—	—	0	—	—

A. C. TEST CONDITIONS

Output Load : 100pF + TTL Gate

Timing Measurement Reference Levels

Input Pulse Levels : 0.6V, 2.4V

Input : 0.8V and 2.2V

Output : 0.8V and 2.2V

Input Pulse Rise and Fall Times : 10ns

3V OPERATE SPECIFICATION

D. C. RECOMMENDED OPERATING CONDITIONS (Ta = -10~60°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	2.7	3.0	3.3	V
V _{IH}	Input High Voltage	V _{DD} - 0.2	—	V _{DD}	V
V _{IL}	Input Low Voltage	0	—	0.2	V

TC5517CP-15/CPL-15/CP-20/CPL-20

TC5517CF-15/CFL-15/CF-20/CFL-20

D.C. CHARACTERISTICS

(Ta = 10~60°C)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _L	Input Leakage Current	OV ≤ V _{IN} ≤ V _{DD}	—	—	+1.0	μA
I _O	Output Leakage Current	CE = V _{DD} , OV ≤ V _{OUT} ≤ V _{DD}	—	—	+5.0	μA
I _H	Output High Current	V _{OUT} = V _{DD} - 0.2V	—	100	—	μA
I _L	Output Low Current	V _{OUT} = 0.2V	—	100	—	μA
			TC5517CPL	Ta = 25°C	—	—
			CFL	Ta = 60°C	—	—
			TC5517CP	Ta = 25°C	—	—
			CF	Ta = 60°C	—	—
I _S	Standby Current	CE = V _{DD}	t _{CE} ≥ 1μsec	—	1.0	μA
			IC5517CP	Ta = 25°C	—	—
			CF	Ta = 60°C	—	—
I _{OP}	Operating Current	CE = OV, I _{IN} = 0mA t _{CE} ≤ 20nsec	t _{CE} ≥ 10μsec	—	2.0	3.0
			—	—	0.3	0.5
			TC5517CPL	Ta = 25°C	—	—
			CFL	Ta = 60°C	—	—
			TC5517CP	Ta = 25°C	—	—
			CF	Ta = 60°C	—	—

- All voltage is measured from GND.

A.C. CHARACTERISTICS

(Ta = 10~60°C, V_{DD} = 3V ± 10%)

Read CYCLE

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t _{ac}	Read Cycle Time	1000	—	—	ns
t _{acc}	Address Access Time	—	250	1000	ns
t _{oe}	OE to Output Valid	—	80	200	ns
t _{co}	CE to Output Valid	—	250	1000	ns
t _{cot}	CE or OE Output Active	10	—	—	ns
t _{od}	Output High-Z Deselection	—	—	200	ns
t _{oh}	Output Hold from Address Change	20	—	—	ns

WRITE CYCLE


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t _{wc}	Write Cycle Time	1000	—	—	ns
t _{wp}	Write Pulse Width	500	—	—	ns
t _{aw}	Address Set up Time	100	—	—	ns
t _{wr}	Write Recovery Time	100	—	—	ns
t _{odw}	Output High-Z from R/W	—	—	200	ns
t _{oeW}	Output Active from R/W	10	—	—	ns
t _{ds}	Data Set up Time	400	—	—	ns
t _{dh}	Data Hold Time	50	—	—	ns

A.C. TEST CONDITIONS


- Output Load : 100pF (Include Jig)
- Input Pulse Levels : 0.2V, V_{DD} = 0.2V
- Timing Measurement Level : Input : 1.5V, 1.5V
Output : 1.5V, 1.5V
- Input Pulse Rise and Fall Times : ≤20ns

TIMING WAVEFORMS


- Read Cycle



- Write Cycle 1 (2)



- Write Cycle 2 (2)



: UNKNOWN

TC5517CP-15/CPL-15/CP-20/CPL-20

TC5517CF-15/CFL-15/CF-20/CFL-20

Note:

1. R/W is high for a Read Cycle.
2. OE = V_H or V_L. If, OE = V_H during write cycle, the output buffers remain in a high impedance state.
3. t_{WP} is specified as the logical "AND" of CE and R/W.
4. t_{WP} is measured from the latter of CE or R/W going low to the earlier of CE or R/W going high.
5. t_{HR}, t_{US} are measured from the earlier of CE or R/W going high.
6. If the CE low transition occurs simultaneously with or later from the R/W low transition in a Write Cycle 1, the output buffers remain in a high impedance state in this period.
7. If the CE high transition occurs prior to or simultaneously with the R/W high transition in a Write Cycle 1, the output buffers remain in a high impedance state in this period.
7. If the R/W is low or the R/W low transition occurs prior to or simultaneously with the CE low transition, the output buffers remain in high impedance state in this period.


DATA RETENTION CHARACTERISTICS

(Ta = -40~85°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Data Retention Power Supply Voltage	2.0	—	5.5	V
I _{DDSTBY}	TC5517CPL/CFL	Ta = 25°C	—	0.005	0.2
		Ta = 60°C	—	—	1.0
I _{DDSTBY}	TC5517CP/CF	Ta = 25°C	—	0.05	1.0
		Ta = 60°C	—	—	5.0
t _{CDR}	Ta = 85°C	—	—	30	ns
	From Chip Deselection to Data Retention Mode	0	—	—	
t _R	Recovery Time	t _{RC(1)}	—	—	ns

Note :

1. t_{RC} : Read Cycle Time




Note :

2. If the V_{1H} level of CE is 2.2V, during the period that the V_{DD} voltage is going down from 4.5V to 2.7V I_{DDSTBY} current flows.

**TC5517CP-15/CPL-15/CP-20/CPL-20
TC5517CF-15/CFL-15/CF-20/CFL-20**

OUTLINE DRAWINGS

● Plastic DIP




Note : Each lead pitch is 2.54mm. All leads are located within 0.25mm of their longitudinal position with respect to No.1 and No.24 leads.
All dimensions are in millimeters.

TC5517CP-15/CPL-15/CP-20/CPL-20

TC5517CF-15/CFL-15/CF-20/CFL-20

- Plastic FP



Note : Each lead pitch is 1.27mm.

All leads are located within 0.1mm of their true longitudinal position with respect to No.1 and No.24 leads.


PACKAGE INFORMATION FOR FLAT PACKAGE

This new flat package is a very small and thin compared with conventional standard dual-in-line package. Differences are as follows.

1. Difference in dimension between flat and standard package.

	flat package	Standard package
Length	16.5	32.4
Width	9.0	14.2
Lead Pitch	1.27	2.54
Thickness	2.1	5

2. Comparison in occupied space.




3. Advantage of this package

Small dimensions

Capability of High Density Assembly

Capability of thin Assembly—Capability of Assembly on both side of PC board.



4. PC pattern layout example.

